US20030221969A1 - Method for filling blind via holes - Google Patents

Method for filling blind via holes Download PDF

Info

Publication number
US20030221969A1
US20030221969A1 US10/439,589 US43958903A US2003221969A1 US 20030221969 A1 US20030221969 A1 US 20030221969A1 US 43958903 A US43958903 A US 43958903A US 2003221969 A1 US2003221969 A1 US 2003221969A1
Authority
US
United States
Prior art keywords
blind via
via holes
copper
electrolysis
filling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/439,589
Inventor
Manabu Tomisaka
Eiichi Ando
Kiyoshi Shimada
Hirotaka Nobata
Tetsuji Oishi
Yusuke Abe
Haruki Sonoda
Yoshihito Tatehaba
Yasuo Ohta
Kazuyuki Suda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Original Assignee
SPC Electronics Corp
Denso Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SPC Electronics Corp, Denso Corp filed Critical SPC Electronics Corp
Assigned to SPC ELECTRONICS CORPORATION, DENSO CORPORATION reassignment SPC ELECTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ABE, YUSUKE, ANDO, EIICHI, NOBATA, HIROTAKA, OHTA, YASUO, OISHI, TETSUJI, SHIMADA, KIYOSHI, SONODA, HARUKI, SUDA, KAZUYUKI, TATEHABA, YOSHIHITO, TOMISAKA, MANABU
Publication of US20030221969A1 publication Critical patent/US20030221969A1/en
Assigned to DENSO CORPORATION reassignment DENSO CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SPC ELECTRONICS CORPORATION
Abandoned legal-status Critical Current

Links

Images

Classifications

    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D3/00Electroplating: Baths therefor
    • C25D3/02Electroplating: Baths therefor from solutions
    • C25D3/38Electroplating: Baths therefor from solutions of copper
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R13/00Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
    • H01R13/02Contact members
    • H01R13/10Sockets for co-operation with pins or blades
    • H01R13/11Resilient sockets
    • H01R13/113Resilient sockets co-operating with pins or blades having a rectangular transverse section
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/18Electroplating using modulated, pulsed or reversing current
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • H01L21/2885Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R43/00Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current collectors or for joining electric conductors
    • H01R43/16Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current collectors or for joining electric conductors for manufacturing contact members, e.g. by punching and by bending
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42Plated through-holes or plated via connections
    • H05K3/423Plated through-holes or plated via connections characterised by electroplating method
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R4/00Electrically-conductive connections between two or more conductive members in direct contact, i.e. touching one another; Means for effecting or maintaining such contact; Electrically-conductive connections having two or more spaced connecting locations for conductors and using contact members penetrating insulation
    • H01R4/10Electrically-conductive connections between two or more conductive members in direct contact, i.e. touching one another; Means for effecting or maintaining such contact; Electrically-conductive connections having two or more spaced connecting locations for conductors and using contact members penetrating insulation effected solely by twisting, wrapping, bending, crimping, or other permanent deformation
    • H01R4/18Electrically-conductive connections between two or more conductive members in direct contact, i.e. touching one another; Means for effecting or maintaining such contact; Electrically-conductive connections having two or more spaced connecting locations for conductors and using contact members penetrating insulation effected solely by twisting, wrapping, bending, crimping, or other permanent deformation by crimping
    • H01R4/183Electrically-conductive connections between two or more conductive members in direct contact, i.e. touching one another; Means for effecting or maintaining such contact; Electrically-conductive connections having two or more spaced connecting locations for conductors and using contact members penetrating insulation effected solely by twisting, wrapping, bending, crimping, or other permanent deformation by crimping for cylindrical elongated bodies, e.g. cables having circular cross-section
    • H01R4/184Electrically-conductive connections between two or more conductive members in direct contact, i.e. touching one another; Means for effecting or maintaining such contact; Electrically-conductive connections having two or more spaced connecting locations for conductors and using contact members penetrating insulation effected solely by twisting, wrapping, bending, crimping, or other permanent deformation by crimping for cylindrical elongated bodies, e.g. cables having circular cross-section comprising a U-shaped wire-receiving portion
    • H01R4/185Electrically-conductive connections between two or more conductive members in direct contact, i.e. touching one another; Means for effecting or maintaining such contact; Electrically-conductive connections having two or more spaced connecting locations for conductors and using contact members penetrating insulation effected solely by twisting, wrapping, bending, crimping, or other permanent deformation by crimping for cylindrical elongated bodies, e.g. cables having circular cross-section comprising a U-shaped wire-receiving portion combined with a U-shaped insulation-receiving portion
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/14Related to the order of processing steps
    • H05K2203/1492Periodical treatments, e.g. pulse plating of through-holes
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42Plated through-holes or plated via connections
    • H05K3/421Blind plated via connections

Definitions

  • This invention relates to a method for filling blind via holes with metallic copper by electrically copper-plating inside blind via holes formed in a silicon wafer.
  • a multi-layered LSI board For a multi-layered LSI board, it has been known to fill a blind via hole 1 ⁇ m or less in diameter and with an aspect ratio of around 5, preferentially from the bottom of the hole. Further, it has been also known, in the case of forming a printed circuit board of a multi-layered structure by a build-up method, to form a blind via hole 100 ⁇ m or more in diameter and with an aspect ratio of 3 or less in the board to be built up, and to copper-plate inside the hole.
  • the plated film is distributed in conformity with the shape in the blind via hole, although the opening edge is not closed, leaving an elongated void extending from the opening edge to the bottom around the center portion of the blind via hole.
  • the present invention was made in response to the situation mentioned above, and has an object of providing a method for filling blind via holes with metallic copper excellent in conductivity, without leaving voids in the holes.
  • the inventors made an extensive study to achieve the above object. They found that the object is accomplished by using a copper sulfate plating bath containing specified ingredients, and by providing an electric copper-plating treatment under specified electrolytic conditions, and created the following invention.
  • a method for filling blind via holes with metallic copper comprises etching a substrate to form blind via holes with an inner wall, forming a seed layer for plating on the inner wall of the blind via holes, and conducting an electric copper-plating treatment with the seed layer as one electrode, in a copper sulfate plating bath, to fill the bind via holes with metallic copper, wherein said copper sulfate plating bath contains ingredients (a) and (b) below:
  • R 1 is a hydrogen atom, —(S) n —(CH 2 O) n —R 2 —SO 3 M, or —CS n —(CH 2 O) n —R 2 —SO 3 M
  • R 2 is an alkylene group having 3 to 8 carbon atoms
  • M is a hydrogen atom or alkaline metal
  • n is 0 or 1
  • said electric copper-plating treatment is conducted by reversing the current in a cycle of 1 to 50 msec. for a time of positive electrolysis, 0.2 to 5 msec. for a time of reverse electrolysis, and 1 to 50 msec. for a stop time, between one electrode comprising the ground layer and another electrode immersed in said copper sulfate plating bath.
  • blind via hole is from 3 to 50 ⁇ m in diameter, is from 30 to 100 ⁇ m in depth, and has an aspect ratio of 4 to 20, which is the value of dividing the depth by the diameter.
  • a method for forming an electrode penetrating a substrate comprising filling the blind via holes with metallic copper provided in the substrate by the method according to any one of the above (1) to (9), and polishing the back of the substrate to obtain a substrate having the via holes which are filled with the metallic copper and which penetrate the substrate.
  • FIGS. 1A to 1 C are schematic views explaining the steps of filing a blind via hole provided in a substrate with copper, and grinding the back of the substrate to form a penetrating electrode.
  • FIG. 2 is a sectional view along the centerline of a blind via hole, filled with metallic copper, according to Example 1.
  • FIG. 3 is a sectional view along the centerline of a blind via hole, filled with metallic copper, according to Example 2.
  • FIG. 4 is a sectional view along the centerline of a blind via hole, filled with metallic copper, according to Comparative Example 1.
  • FIG. 5 is a sectional view, along the centerline of a blind via hole, filled with metallic copper, according to Comparative Example 2.
  • the blind via hole is a via hole having a bottom, provided in a substrate. After the blind via hole is filled with a conductive material such as metallic copper, the material is exposed by grinding the back of the substrate to obtain the substrate penetrated by the via hole which is filled with the conductive material.
  • a conductive material such as metallic copper
  • the copper sulfate plating bath used for filling the blind via hole with metallic copper according to the invention has a fundamental composition of sulfuric acid, copper sulfate and a water-soluble chlorine compound, plus additives (a) and (b).
  • the suitable concentration of the sulfuric acid is from 30 to 400 g/liter, and preferably from 80 to 120 g/liter.
  • the concentration is less than 30 g/liter, for example, the plating bath decreases in conductivity, causing difficulty in energizing the plating bath.
  • the concentration is more than 400 g/liter, the copper sulfate is impeded from dissolving in the plating bath and it can be precipitated, in an extreme case.
  • the suitable concentration of the copper sulfate is from 20 to 300 g/liter, and preferably from 150 to 250 g/liter.
  • concentration is less than 20 g/liter, for example, copper ions are insufficiently supplied to the substance to be plated. As the result, it becomes impossible to form a normal plated film. Further, it is difficult to dissolve the copper sulfate in the case of a concentration over 300 g/liter.
  • Any water-soluble chloride can be used, without particular restriction, if it has been used for a copper sulfate plating.
  • water-soluble chlorides include hydrochloric acid, sodium chloride, potassium chloride, and ammonium chloride.
  • the water-soluble chlorides may be used either singly or in the form of a mixture of two or more compounds.
  • the concentration of the water-soluble chlorides contained in the copper sulfate bath used for the invention is suitably 10 to 200 mg/liter, and preferably 30 to 100 mg/liter, in terms of a chloride ion concentration.
  • concentration is suitably 10 mg/liter, for example, it becomes difficult for the additives to function properly.
  • concentration is over 200 mg/liter, the positive electrode becomes passivated, making it impossible to energize the plating bath.
  • Additive (a) used for the invention is a substance which acts as a wetting agent, in the plating bath, and contains, in each molecule, preferably at least 5, and more preferably at least 20 ether oxygens.
  • Additive (a) used for the invention may be used either singly or in the form of a mixture of two or more additives.
  • a preferred additive (a) is polyalkylene glycol which has at least 5, more preferably 50 to 100 ether oxygens.
  • the concentration of additive (a) used in the invention is preferably from 0.05 to 10 g/liter and, more preferably, from 0.1 to 2 g/liter. If the concentration of additive (a) in the plating bath is less than 0.05 g/liter, many pinholes are produced in the plated film due to an insufficient wetting effect, resulting in difficulty in depositing a proper plated film. On the other hand, a concentration of over 10 g/liter is not preferable from the economical point, because there is scarcely any improvement in effect corresponding to the increased concentration.
  • Additive (b) used for the invention is a substance which is positively charged in the plating bath, and which is adsorbed to the surface of the substance to be plated during electrolyzing, and leaves from the surface at the time of reverse electrolysis. When additive (b) is adsorbed to the surface of the substance to be plated, it contributes to the growth of the plated copper film.
  • additive (b) used for the invention examples include compounds which have a structure of —S—CH 2 O—R—SO 3 M in a molecule or those which have a structure of —S—R—SO 3 M in a molecule, wherein M is a hydrogen or an alkali metal atom, R is an alkyl group having 3 to 8 carbon atoms.
  • additive (b) used for the invention there may be mentioned those compounds represented by the formulae (V) to (X) below:
  • additives (b) include compounds represented by formula (XI) below:
  • Additive (b) in the invention may be used either singly or in the form of a mixture of two or more additives.
  • Additive (b) in the invention is preferably used in an amount of 0.1 to 100 mg/liter and, more preferably, 0.2 to 10 mg/liter. If the concentration of additive (a) is less than 0.1 mg/liter in the plating bath, there is obtained no effect for promoting the growth of the plated copper film. On the other hand, a concentration of over 100 mg/liter is not preferable from the economical point, because there is scarcely any improvement in effect corresponding to the increased concentration.
  • additive (b) is adsorbed to the inner side of the blind via hole of the substance to be plated by the electrolysis, and is desorped only around the opening edge of the blind via holes, where current is likely to be concentrated, during the short time for reverse electrolysis.
  • the PPR electrolysis used for the invention is a method involving a repetition, over a short cycle, of a positive electrolysis (electrolysis for depositing a coat), a reverse electrolysis and a stop time.
  • a preferred cycle of the electrolysis is from 1 to 50 msec. for a time of positive electrolysis, from 0.2 to 5 msec. for a time of reverse electrolysis, and from 1 to 50 msec. for a stop time. It is essential that the time of positive electrolysis is longer than the time of reverse electrolysis.
  • a time of positive electrolysis of shorter than 1 msec. is not preferable because the electrolysis is stopped prior to the time a normal copper deposit starts.
  • additive (b) is increasingly adsorbed at the neighborhood of the opening edge of the bind via hole. Therefore, the rate of depositing copper to form a plated film around the bottom of the blind via hole cannot be made faster than that at the opening edge, negating the effect of the invention.
  • the stop time helps to supply copper ions into the inside of the blind via hole.
  • a preferred stop time is 1 to 50 msec., and more preferably 5 to 10 msec.
  • a time of shorter than 1 msec. is not sufficient for helping to supply copper ions into the inside of the blind via hole.
  • the stop time is longer than 50 msec., the gradient of the copper ion concentration between the inside of the blind via hole and the plating bath is decreased, and the effect of helping to supply copper ions is not improved. Further, the time for copper-plating inside the blind via hole becomes prolonged.
  • the ratio of the current density in the electrolysis is 1 to 10, preferably 2 to 5 for reverse electrolysis, based on 1 for positive electrolysis.
  • the ratio of the current density in the electrolysis is less than 1 for reverse electrolysis, an additive adsorbed to the neighborhood of the blind via hole cannot be sufficiently desorped. Consequently, the rate of depositing copper to form a plated film around the bottom of the blind via hole cannot be made faster than that at the opening edge, negating the effect of the invention.
  • the ratio of the current density in the electrolysis is more than 10 for reverse electrolysis, based on 1 for positive electrolysis, the plated copper film once deposited is dissolved and the time for copper-plating inside the blind via hole becomes longer.
  • the preferred current density for positive electrolysis is, for example, from 0.1 to 20 A/dm 2 and more preferably from 0.2 to 5 A/dm 2 , and that for reverse electrolysis is 0.1 to 200 A/dm 2 and more preferably from 0.2 to 20 A/dm 2 .
  • a blind via hole 4 i.e., a bottomed via hole, is formed by a photolithography, for example, in a substrate such as a silicon wafer.
  • the blind via hole has an opening edge having a diameter of 10 ⁇ m and a depth of 60 ⁇ m.
  • a plating seed layer (electrically conductive layer) 3 is formed (FIG. 1A).
  • the blind via hole 4 is electrically plated, with the seed layer 3 as one electrode, to be filled with metallic copper 5 .
  • the via hole is filled with the copper without leaving significant air space therein (FIG. 1B).
  • the back surface la of the substrate opposite to the opening edge of the via hole is polished to expose the bottom surface 5 a of the metallic copper filled in the blind via hole, and to obtain the substrate through which the copper filled via hole penetrates (FIG. 1C).
  • the inside of the blind via hole should have an electrical conductivity prior to electroplating, to carry out the plating of the invention.
  • various methods such as a non-electric plating method, a conductive fine particles adsorption treatment, a vapor phase plating method, etc. can be adopted.
  • the electrical plating method of the invention is carried out at a temperature of, for example, 10 to 40° C., and preferably 20 to 25° C. If the plating temperature is lower than 10° C., the plating bath has a reduced conductivity. Therefore, because it is not possible to increase the current density at the time of electrolysis, the growth rate of the plated film is reduced and the productivity is decreased. It is not effective to raise the plating temperature above 40° C., because additives (a) and (b) may be decomposed.
  • any anode can be used so long as it has been used for a copper sulfate plating.
  • the anode may be a soluble or insoluble electrode.
  • the plating solution may be preferably stirred to uniformly supply copper ions and additives to the surface of the substance to be plated. Further, it is possible to carry out a displacing filtration or a circulating filtration. Particularly, it is preferred to subject the plating solution to a circulating filtration with a filter to make the temperature of the plating solution uniform and to remove dust, sediment and the like from the solution.
  • the wafer is ground from the side opposite to the opening edge of the hole to expose the edge of the metallic copper filled in the hole.
  • a silicon wafer provided with a penetrating electrode is formed.
  • the blind via hole can be filled with metallic copper without leaving any air space therein, according to the invention, by using a copper sulfate plating bath containing specified ingredients (a) and (b) and by electrically copper-plating inside the blind via hole by repeating a short cycle of a positive electrolysis, a reverse electrolysis and a stop time.
  • time of positive electrolysis 10 msec.
  • time of reverse electrolysis 0.5 msec.
  • stop time 10 msec.
  • plating time 280 min.
  • time of positive electrolysis 10 msec.
  • stop time 5 msec.
  • time of positive electrolysis 10 msec.
  • time of reverse electrolysis 0.5 msec.
  • stop time 5 msec.
  • electrolytic time 10 msec.
  • stop time 10 msec.
  • a wiring layer is formed on a silicon wafer.
  • a mask for silicon etching is formed directly on a silicon wafer.
  • the mask may be an insulation film, metallic film and the like in which a pattern is formed using a photo resist or photolithography.
  • the silicon at the opening edge of the mask is etched to form blind via holes such that the opening edge of the hole has a diameter of 10 ⁇ m and a depth of 60 ⁇ m.
  • a destructive inspection and a non-destructive inspection were carried out.
  • the destructive inspection was carried out as follows. First, the silicon wafer was cut at the neighborhood of the blind via hole, and a section passing through the center of the via hole was revealed by machine-grinding or polishing the wafer. Then, an inspection was made as to whether there were air spaces in the blind via hole, and to measure the plated copper film thickness, by an electronic scanning microscope. In the case where no air space was found by the destructive inspection, a non-destructive inspection was carried out as follows.
  • An X ray was irradiated to the depth direction of the blind via hole, and an inspection was made to determine if the copper density at the center of the hole was lower than or the same as that at the outer circumference of the hole, to determine the existence of the air space.

Abstract

A copper sulfate plating bath is used which contains
(a) a polyether containing at least five ether oxygen atoms in molecule, and
(b) a compound represented by formula of R1—S—(CH2O)n—R2—SO3M (wherein, R1 is a hydrogen atom, —(S)n—(CH2O)n—R2—SO3M, or —CSn—(CH2O)n—R2—SO3M, R2 is an alkylene group having 3 to 8 carbon atoms, M is a hydrogen atom or alkaline metal, and n is 0 or 1). A copper-plating is carried out by reversing the current in a cycle of 1 to 50 msec. for a time of positive electrolysis, 0.2 to 5 msec. for a time of reverse electrolysis, and 1 to 50 msec. for a stop time, between one electrode comprising the seed layer and the other electrode immersed in said copper sulfate plating bath.

Description

    BACKGROUND OF THE INVENTION
  • 1. Technical Field of the Invention [0001]
  • This invention relates to a method for filling blind via holes with metallic copper by electrically copper-plating inside blind via holes formed in a silicon wafer. [0002]
  • 2. Description of the Related Art [0003]
  • For a multi-layered LSI board, it has been known to fill a blind via [0004] hole 1 μm or less in diameter and with an aspect ratio of around 5, preferentially from the bottom of the hole. Further, it has been also known, in the case of forming a printed circuit board of a multi-layered structure by a build-up method, to form a blind via hole 100 μm or more in diameter and with an aspect ratio of 3 or less in the board to be built up, and to copper-plate inside the hole.
  • However, air spaces are produced in the case of filling the blind via hole having a particularly large aspect ratio with the metallic copper by copper-plating inside the hole, according to a known method. Specifically, when a blind via hole having an opening diameter of 1 μm or less is filled by a known method, the plating speed is increased at a part in a range from the hole opening edge to around 20 μm depth, due to a strong promotion action on the copperization. As the result, the opening part is closed prior to the time the inside of the blind via hole is filled in, leaving voids in the via hole. When the blind via hole having an opening diameter of 100 μm or more is filled in by the known method, the plated film is distributed in conformity with the shape in the blind via hole, although the opening edge is not closed, leaving an elongated void extending from the opening edge to the bottom around the center portion of the blind via hole. [0005]
  • The present invention was made in response to the situation mentioned above, and has an object of providing a method for filling blind via holes with metallic copper excellent in conductivity, without leaving voids in the holes. [0006]
  • SUMMARY OF THE INVENTION
  • The inventors made an extensive study to achieve the above object. They found that the object is accomplished by using a copper sulfate plating bath containing specified ingredients, and by providing an electric copper-plating treatment under specified electrolytic conditions, and created the following invention. [0007]
  • (1) A method for filling blind via holes with metallic copper, comprises etching a substrate to form blind via holes with an inner wall, forming a seed layer for plating on the inner wall of the blind via holes, and conducting an electric copper-plating treatment with the seed layer as one electrode, in a copper sulfate plating bath, to fill the bind via holes with metallic copper, wherein said copper sulfate plating bath contains ingredients (a) and (b) below: [0008]
  • (a) a polyether containing at least five ether oxygen atoms in a molecule; and [0009]
  • (b) a compound represented by formula (I) below:[0010]
  • R1—S—(CH2O)n—R2—SO3M  (I)
  • wherein, R[0011] 1 is a hydrogen atom, —(S)n—(CH2O)n—R2—SO3M, or —CSn—(CH2O)n—R2—SO3M, R2 is an alkylene group having 3 to 8 carbon atoms, M is a hydrogen atom or alkaline metal, and n is 0 or 1,
  • and said electric copper-plating treatment is conducted by reversing the current in a cycle of 1 to 50 msec. for a time of positive electrolysis, 0.2 to 5 msec. for a time of reverse electrolysis, and 1 to 50 msec. for a stop time, between one electrode comprising the ground layer and another electrode immersed in said copper sulfate plating bath. [0012]
  • (2) The method for filling blind via holes according to the above (1), wherein said ingredient (a) comprises one or more among the substances represented by formulae (II) to (IV) below:[0013]
  • HO—(CH2—CH2—O)a—H  (II)
  • wherein a=5 to 500 [0014]
    Figure US20030221969A1-20031204-C00001
  • wherein a=5 to 200 [0015]
    Figure US20030221969A1-20031204-C00002
  • (3) The method for filling blind via holes according to above (1), wherein said ingredient (b) comprises one or more among the substances represented by formulae (V) to (X) below:[0016]
  • M—SO3—(CH2)a—S—(CH2)b—SO3—M  (V)
  • wherein a=3 to 8, b=3 to 8, M is a hydrogen or alkali metal element[0017]
  • M—SO3—(CH2)a—O—CH2—S—CH2—O—(CH2)b—SO3—M  (VI)
  • wherein a=3 to 8, b=3 to 8, M is a hydrogen or alkali metal element[0018]
  • M—SO3—(CH2)a—S—S—(CH2)b—SO3—M  (VII)
  • wherein a=3 to 8, b=3 to 8, M is a hydrogen or alkali metal element[0019]
  • M—SO3—(CH2)a—O—CH2—S—S—CH2—O—(CH2)b—SO3—M  (VIII)
  • wherein a=3 to 8, b=3 to 8, M is a hydrogen or alkali metal element [0020]
    Figure US20030221969A1-20031204-C00003
  • (4) The method for filling blind via holes according to any one of the above (1) to (3), wherein the concentration of ingredient (a) in the copper sulfate plating bath is from 0.05 to 10 g/liter, and that of ingredient (b) in the copper sulfate plating bath is from 0.1 to 100 mg/liter. [0021]
  • (5) The method for filling blind via holes according to any one of the above (1) to (4), wherein the blind via hole is from 3 to 50 μm in diameter, is from 30 to 100 μm in depth, and has an aspect ratio of 4 to 20, which is the value of dividing the depth by the diameter. [0022]
  • (6) The method for filling blind via holes according to any one of the above (1) to (5), wherein the ratio of the current density in reverse electrolysis to that in positive electrolysis is from 1 to 10. [0023]
  • (7) The method for filling blind via holes according to the above (6), wherein the current density in positive electrolysis is from 0.1 to 20 A/dm[0024] 2 and that in reverse electrolysis is from 0.1 to 200 A/dm2.
  • (8) The method for filling blind via holes according to any one of the above (1) to (7), wherein said substrate is a silicon wafer. [0025]
  • (9) The method for filling blind via holes according to the above (8), further comprising forming an insulating film on the inner wall of the blind via holes prior to said forming of the seed layer for plating, on the inner wall of the via holes formed in the silicon wafer. [0026]
  • (10) A method for forming an electrode penetrating a substrate, comprising filling the blind via holes with metallic copper provided in the substrate by the method according to any one of the above (1) to (9), and polishing the back of the substrate to obtain a substrate having the via holes which are filled with the metallic copper and which penetrate the substrate.[0027]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1A to [0028] 1C are schematic views explaining the steps of filing a blind via hole provided in a substrate with copper, and grinding the back of the substrate to form a penetrating electrode.
  • FIG. 2 is a sectional view along the centerline of a blind via hole, filled with metallic copper, according to Example 1. [0029]
  • FIG. 3 is a sectional view along the centerline of a blind via hole, filled with metallic copper, according to Example 2. [0030]
  • FIG. 4 is a sectional view along the centerline of a blind via hole, filled with metallic copper, according to Comparative Example 1. [0031]
  • FIG. 5 is a sectional view, along the centerline of a blind via hole, filled with metallic copper, according to Comparative Example 2.[0032]
  • DETAILED DESCRIPTION OF THE INVENTION
  • The invention is explained in detail below. [0033]
  • The blind via hole is a via hole having a bottom, provided in a substrate. After the blind via hole is filled with a conductive material such as metallic copper, the material is exposed by grinding the back of the substrate to obtain the substrate penetrated by the via hole which is filled with the conductive material. [0034]
  • The copper sulfate plating bath used for filling the blind via hole with metallic copper according to the invention, has a fundamental composition of sulfuric acid, copper sulfate and a water-soluble chlorine compound, plus additives (a) and (b). [0035]
  • Any fundamental composition, which has been used for a copper sulfate plating, can be used without particular restriction. [0036]
  • The suitable concentration of the sulfuric acid is from 30 to 400 g/liter, and preferably from 80 to 120 g/liter. In the case where the concentration is less than 30 g/liter, for example, the plating bath decreases in conductivity, causing difficulty in energizing the plating bath. On the other hand, when the concentration is more than 400 g/liter, the copper sulfate is impeded from dissolving in the plating bath and it can be precipitated, in an extreme case. [0037]
  • The suitable concentration of the copper sulfate is from 20 to 300 g/liter, and preferably from 150 to 250 g/liter. In the case where the concentration is less than 20 g/liter, for example, copper ions are insufficiently supplied to the substance to be plated. As the result, it becomes impossible to form a normal plated film. Further, it is difficult to dissolve the copper sulfate in the case of a concentration over 300 g/liter. [0038]
  • Any water-soluble chloride can be used, without particular restriction, if it has been used for a copper sulfate plating. Examples of water-soluble chlorides include hydrochloric acid, sodium chloride, potassium chloride, and ammonium chloride. The water-soluble chlorides may be used either singly or in the form of a mixture of two or more compounds. [0039]
  • The concentration of the water-soluble chlorides contained in the copper sulfate bath used for the invention is suitably 10 to 200 mg/liter, and preferably 30 to 100 mg/liter, in terms of a chloride ion concentration. When the chlorine ion concentration is less than 10 mg/liter, for example, it becomes difficult for the additives to function properly. In the case where the concentration is over 200 mg/liter, the positive electrode becomes passivated, making it impossible to energize the plating bath. [0040]
  • Additive (a) used for the invention is a substance which acts as a wetting agent, in the plating bath, and contains, in each molecule, preferably at least 5, and more preferably at least 20 ether oxygens. [0041]
  • Additive (a) used for the invention may be used either singly or in the form of a mixture of two or more additives. A preferred additive (a) is polyalkylene glycol which has at least 5, more preferably 50 to 100 ether oxygens. [0042]
  • As preferred additive (a) used for the invention, there may be mentioned those compounds represented by the formulae (II) to (IV) below:[0043]
  • HO—(CH2—CH2—O)a—H  (II)
  • wherein a=5 to 500 [0044]
    Figure US20030221969A1-20031204-C00004
  • The concentration of additive (a) used in the invention is preferably from 0.05 to 10 g/liter and, more preferably, from 0.1 to 2 g/liter. If the concentration of additive (a) in the plating bath is less than 0.05 g/liter, many pinholes are produced in the plated film due to an insufficient wetting effect, resulting in difficulty in depositing a proper plated film. On the other hand, a concentration of over 10 g/liter is not preferable from the economical point, because there is scarcely any improvement in effect corresponding to the increased concentration. [0045]
  • Additive (b) used for the invention is a substance which is positively charged in the plating bath, and which is adsorbed to the surface of the substance to be plated during electrolyzing, and leaves from the surface at the time of reverse electrolysis. When additive (b) is adsorbed to the surface of the substance to be plated, it contributes to the growth of the plated copper film. [0046]
  • Examples of additive (b) used for the invention include compounds which have a structure of —S—CH[0047] 2O—R—SO3M in a molecule or those which have a structure of —S—R—SO3M in a molecule, wherein M is a hydrogen or an alkali metal atom, R is an alkyl group having 3 to 8 carbon atoms.
  • As additive (b) used for the invention, there may be mentioned those compounds represented by the formulae (V) to (X) below:[0048]
  • M—SO3—(CH2)a—S—(CH2)b—SO3—M  (V)
  • wherein a=3 to 8, b=3 to 8, M is a hydrogen or alkali metal element[0049]
  • M—SO3—(CH2)a—O—CH2—S—CH2—O—(CH2)b—SO3—M  (VI)
  • wherein a=3 to 8, b=3 to 8, M is a hydrogen or alkali metal element[0050]
  • M—SO3—(CH2)a—S—S—(CH2)b—SO3—M  (VII)
  • wherein a=3 to 8, b=3 to 8, M is a hydrogen or alkali metal element[0051]
  • M—SO3—(CH2)a—O—CH2—S—S—CH2—O—(CH2)b—SO3—M  (VIII)
  • wherein a=3 to 8, b=3 to 8, M is a hydrogen or alkali metal element [0052]
    Figure US20030221969A1-20031204-C00005
  • Particularly preferred additives (b) include compounds represented by formula (XI) below:[0053]
  • Na—SO3—(CH2)3—O—CH2—S—CH2—O—(CH2)3—SO3—Na  (XI)
  • Additive (b) in the invention may be used either singly or in the form of a mixture of two or more additives. [0054]
  • Additive (b) in the invention is preferably used in an amount of 0.1 to 100 mg/liter and, more preferably, 0.2 to 10 mg/liter. If the concentration of additive (a) is less than 0.1 mg/liter in the plating bath, there is obtained no effect for promoting the growth of the plated copper film. On the other hand, a concentration of over 100 mg/liter is not preferable from the economical point, because there is scarcely any improvement in effect corresponding to the increased concentration. [0055]
  • When it is applied a PPR electrolysis, i.e., an electroplating method involving reversing the current direction at a short cycle, additive (b) is adsorbed to the inner side of the blind via hole of the substance to be plated by the electrolysis, and is desorped only around the opening edge of the blind via holes, where current is likely to be concentrated, during the short time for reverse electrolysis. [0056]
  • Therefore, by repeating the reversal of the current direction, the amount of additive (b) adsorbed at the neighborhood of the bottom of the blind via hole is high, and that at around the opening edge is low. [0057]
  • As the result, the action of additive (b) assisting the growth of a plated copper film is high near the bottom of the blind via hole. Consequently, the copper depositing rate, to form a plated film, is higher near the bottom than that at the opening edge, whereby it becomes possible to fully fill the blind via hole with copper deposit, without leaving any air space within the hole. [0058]
  • The PPR electrolysis used for the invention is a method involving a repetition, over a short cycle, of a positive electrolysis (electrolysis for depositing a coat), a reverse electrolysis and a stop time. A preferred cycle of the electrolysis is from 1 to 50 msec. for a time of positive electrolysis, from 0.2 to 5 msec. for a time of reverse electrolysis, and from 1 to 50 msec. for a stop time. It is essential that the time of positive electrolysis is longer than the time of reverse electrolysis. [0059]
  • A time of positive electrolysis of shorter than 1 msec. is not preferable because the electrolysis is stopped prior to the time a normal copper deposit starts. In the case the time of positive electrolysis is longer than 50 msec., additive (b) is increasingly adsorbed at the neighborhood of the opening edge of the bind via hole. Therefore, the rate of depositing copper to form a plated film around the bottom of the blind via hole cannot be made faster than that at the opening edge, negating the effect of the invention. [0060]
  • When the time of reverse electrolysis is shorter than 0.2 msec., additive (b) adsorbed around the blind via hole cannot be desorped. Accordingly, because the rate of depositing copper to form a plated film around the bottom of the blind via hole cannot be made faster than that at the opening edge, the effect of the invention is lost. On the other hand, it is not preferred that the time of reverse electrolysis is longer than 5 msec., because the deposited copper film is dissolved and the time for copper-plating inside the bind via hole becomes longer. [0061]
  • The stop time helps to supply copper ions into the inside of the blind via hole. A preferred stop time is 1 to 50 msec., and more preferably 5 to 10 msec. A time of shorter than 1 msec. is not sufficient for helping to supply copper ions into the inside of the blind via hole. When the stop time is longer than 50 msec., the gradient of the copper ion concentration between the inside of the blind via hole and the plating bath is decreased, and the effect of helping to supply copper ions is not improved. Further, the time for copper-plating inside the blind via hole becomes prolonged. [0062]
  • The ratio of the current density in the electrolysis is 1 to 10, preferably 2 to 5 for reverse electrolysis, based on 1 for positive electrolysis. [0063]
  • When the ratio of the current density in the electrolysis is less than 1 for reverse electrolysis, an additive adsorbed to the neighborhood of the blind via hole cannot be sufficiently desorped. Consequently, the rate of depositing copper to form a plated film around the bottom of the blind via hole cannot be made faster than that at the opening edge, negating the effect of the invention. When the ratio of the current density in the electrolysis is more than 10 for reverse electrolysis, based on 1 for positive electrolysis, the plated copper film once deposited is dissolved and the time for copper-plating inside the blind via hole becomes longer. [0064]
  • The preferred current density for positive electrolysis is, for example, from 0.1 to 20 A/dm[0065] 2 and more preferably from 0.2 to 5 A/dm2, and that for reverse electrolysis is 0.1 to 200 A/dm2 and more preferably from 0.2 to 20 A/dm2.
  • Next, preferred examples of the method for filling blind via holes and that for forming a penetrating electrode of the invention are explained with reference to FIGS. 1A to [0066] 1C.
  • A blind via hole 4, i.e., a bottomed via hole, is formed by a photolithography, for example, in a substrate such as a silicon wafer. The blind via hole has an opening edge having a diameter of 10 μm and a depth of 60 μm. After an [0067] insulating film 2 is optionally formed for insulation between the substrate and the copper filled in the hole, a plating seed layer (electrically conductive layer) 3 is formed (FIG. 1A). Then, the blind via hole 4 is electrically plated, with the seed layer 3 as one electrode, to be filled with metallic copper 5. By using the blind via hole filling method of the invention, the via hole is filled with the copper without leaving significant air space therein (FIG. 1B). Then, the back surface la of the substrate opposite to the opening edge of the via hole is polished to expose the bottom surface 5 a of the metallic copper filled in the blind via hole, and to obtain the substrate through which the copper filled via hole penetrates (FIG. 1C).
  • The inside of the blind via hole should have an electrical conductivity prior to electroplating, to carry out the plating of the invention. To provide the conductivity, various methods such as a non-electric plating method, a conductive fine particles adsorption treatment, a vapor phase plating method, etc. can be adopted. [0068]
  • The electrical plating method of the invention is carried out at a temperature of, for example, 10 to 40° C., and preferably 20 to 25° C. If the plating temperature is lower than 10° C., the plating bath has a reduced conductivity. Therefore, because it is not possible to increase the current density at the time of electrolysis, the growth rate of the plated film is reduced and the productivity is decreased. It is not effective to raise the plating temperature above 40° C., because additives (a) and (b) may be decomposed. [0069]
  • According to the electric plating method of the invention, any anode can be used so long as it has been used for a copper sulfate plating. The anode may be a soluble or insoluble electrode. [0070]
  • According to the plating method of the invention, the plating solution may be preferably stirred to uniformly supply copper ions and additives to the surface of the substance to be plated. Further, it is possible to carry out a displacing filtration or a circulating filtration. Particularly, it is preferred to subject the plating solution to a circulating filtration with a filter to make the temperature of the plating solution uniform and to remove dust, sediment and the like from the solution. [0071]
  • After the blind via hole in the silicon wafer is filled with metallic copper, the wafer is ground from the side opposite to the opening edge of the hole to expose the edge of the metallic copper filled in the hole. Thus, a silicon wafer provided with a penetrating electrode is formed. [0072]
  • As has been explained, the blind via hole can be filled with metallic copper without leaving any air space therein, according to the invention, by using a copper sulfate plating bath containing specified ingredients (a) and (b) and by electrically copper-plating inside the blind via hole by repeating a short cycle of a positive electrolysis, a reverse electrolysis and a stop time. [0073]
  • EXAMPLES
  • The invention will be explained in greater detail by referring to the following examples and comparative examples. It is to be understood, however, that the scope of the invention is by no ways limited by them. [0074]
  • Following plating solutions and conditions were employed for the electrolysis. [0075]
  • Example 1
  • Plating solution: [0076]
  • sulfuric acid: 100 g/liter [0077]
  • copper sulfate: 200 g/liter [0078]
  • chlorine ions: 70 mg/liter [0079]
  • compound of the formula below: 0.4 g/liter [0080]
    Figure US20030221969A1-20031204-C00006
  • wherein a+c=45, b=45, and [0081]
  • a compound of the formula below: 1 mg/liter[0082]
  • Na—SO3—(CH2)3—S—S—(CH2)3—SO3—Na.
  • Conditions for electrolysis: PPR electrolysis [0083]
  • time of positive electrolysis: 10 msec. [0084]
  • time of reverse electrolysis: 0.5 msec. [0085]
  • stop time: 10 msec. [0086]
  • current density at positive electrolysis: 0.25 A/dm[0087] 2
  • current density at reverse electrolysis: 0.5 A/dm[0088] 2
  • ratio of current density: positive electrolysis vs. reverse electrolysis=1 vs. 2 [0089]
  • plating time: 280 min. [0090]
  • Example 2
  • Plating solution: [0091]
  • sulfuric acid: 100 g/liter [0092]
  • copper sulfate: 200 g/liter [0093]
  • chlorine ions: 70 mg/liter [0094]
  • compound of the formula below: 0.4 g/liter [0095]
    Figure US20030221969A1-20031204-C00007
  • wherein a+c=45, b=45, and [0096]
  • a compound of the formula below: 1 mg/liter[0097]
  • Na—SO3—(CH2)3—S—S—(CH2)3—SO3—Na.
  • Conditions for electrolysis: PPR electrolysis [0098]
  • time of positive electrolysis: 10 msec. [0099]
  • time of reverse electrolysis: 0.5 msec. [0100]
  • stop time: 5 msec. [0101]
  • current density at positive electrolysis: 0.25 A/dm[0102] 2
  • current density at reverse electrolysis: 0.5 A/dm[0103] 2
  • ratio of current density: positive electrolysis vs. reverse electrolysis=1 vs. 2 [0104]
  • plating time: 280 min. [0105]
  • Comparative Example 1
  • Plating solution: [0106]
  • sulfuric acid: 100 g/liter [0107]
  • copper sulfate: 200 g/liter [0108]
  • chlorine ions: 70 mg/liter, and [0109]
  • a compound of the formula below: 0.4 g/liter [0110]
    Figure US20030221969A1-20031204-C00008
  • wherein a+c=45, b=45. [0111]
  • Conditions for electrolysis: PPR electrolysis [0112]
  • time of positive electrolysis: 10 msec. [0113]
  • time of reverse electrolysis: 0.5 msec. [0114]
  • stop time: 5 msec. [0115]
  • current density at positive electrolysis: 0.5 A/dm[0116] 2
  • current density at reverse electrolysis: 1.0A/dm[0117] 2
  • ratio of current density: positive electrolysis vs. reverse electrolysis=1 vs. 2 [0118]
  • plating time: 100 min. [0119]
  • Comparative Example 2
  • Plating solution: [0120]
  • sulfuric acid: 100 g/liter [0121]
  • copper sulfate: 200 g/liter [0122]
  • chlorine ions: 70 mg/liter [0123]
  • a compound of the formula below: 0.2 g/liter [0124]
    Figure US20030221969A1-20031204-C00009
  • wherein a+c=40, b=10, and [0125]
  • a compound of the formula below: 2 mg/liter[0126]
  • Na—SO3—(CH2)3—S—S—(CH2)3—SO3—Na.
  • Conditions for electrolysis: Pulse electrolyzing method [0127]
  • current density: 0.5 A/dm[0128] 2.
  • electrolytic time: 10 msec. [0129]
  • stop time: 10 msec. [0130]
  • plating time: 50 min. [0131]
  • The filled state of the copper-plated blind via holes was evaluated as follows: [0132]
  • <Sample Production Method> [0133]
  • A wiring layer is formed on a silicon wafer. Alternatively, a mask for silicon etching is formed directly on a silicon wafer. The mask may be an insulation film, metallic film and the like in which a pattern is formed using a photo resist or photolithography. The silicon at the opening edge of the mask is etched to form blind via holes such that the opening edge of the hole has a diameter of 10 μm and a depth of 60 μm. [0134]
  • To insulate the inside of the via holes from the silicon wafer, an insulation film is formed on the inner wall of the via holes. Subsequently, the inside of the via holes is treated to be conductive. [0135]
  • The samples, thus prepared, were plated by the method of the invention. [0136]
  • <Evaluation Method> [0137]
  • A destructive inspection and a non-destructive inspection were carried out. The destructive inspection was carried out as follows. First, the silicon wafer was cut at the neighborhood of the blind via hole, and a section passing through the center of the via hole was revealed by machine-grinding or polishing the wafer. Then, an inspection was made as to whether there were air spaces in the blind via hole, and to measure the plated copper film thickness, by an electronic scanning microscope. In the case where no air space was found by the destructive inspection, a non-destructive inspection was carried out as follows. An X ray was irradiated to the depth direction of the blind via hole, and an inspection was made to determine if the copper density at the center of the hole was lower than or the same as that at the outer circumference of the hole, to determine the existence of the air space. [0138]
  • According to Comparative Example 1 where electroplating was effected in an electronic copper-plating bath using no ingredient (b), an [0139] elongated air space 10 remained finally, from the bottom to the upper part of the blind via hole 1, as shown in FIG. 4.
  • In the case of Comparative Example 2 where no reverse electrolysis was effected and the cycle of the positive electrolysis and a stop time only was repeated, an [0140] air space 10 was produced at the vicinity of the bottom of the blind via hole 11 due to the insufficient deposit of metallic copper 12 in the hole, as shown in FIG. 5.
  • Contrary to the above, according to Examples 1 and 2, copperplating was carried out in a copper sulfate bath containing ingredients (a) and (b), with repeating the cycle of positive electrolysis, reverse electrolysis and a stop time. The result was, as shown in the sectional views of FIGS. 2 and 3, that substantially no air space was produced or that the generation of [0141] air space 10 was constrained to the least degree while the blind via hole 11 was filled with metallic copper 12.

Claims (10)

1. A method for filling blind via holes, with metallic copper, comprises etching a substrate to form blind via holes with an inner wall, forming a seed layer for plating on the inner wall of the blind via holes, and conducting an electric copper-plating treatment with the seed layer as one electrode, in a copper sulfate plating bath, to fill the bind via holes with metallic copper, wherein said copper sulfate plating bath contains ingredients (a) and (b) below:
(a) a polyether containing at least five ether oxygen atoms in a molecule; and
(b) a compound represented by formula (I) below:
R1—S—(CH2O)n—R2—SO3M  (I)
wherein, R1 is a hydrogen atom, —(S)n(CH2O)n—R2—SO3M, or —CSn—(CH2O)n—R2—SO3M, R2 is an alkylene group having 3 to 8 carbon atoms, m is a hydrogen atom or alkaline metal, and n is 0 or 1,
and said electric copper-plating treatment is conducted with reversing the current in a cycle of 1 to 50 msec. for a time of positive electrolysis, 0.2 to 5 msec. for a time of reverse electrolysis, and 1 to 50 msec. for a stop time, between one electrode comprising the seed layer and another electrode immersed in said copper sulfate plating bath.
2. The method for filling blind via holes according to claim 1, wherein said ingredient (a) comprises one or more among the substances represented by formulae (II) to (IV) below:
HO—(CH2—CH2—O)a—H  (II)
wherein a=5 to 500
Figure US20030221969A1-20031204-C00010
wherein a=5 to 200
Figure US20030221969A1-20031204-C00011
3. The method for filling blind via holes according to claim 1, wherein said ingredient (b) comprises one or more among the substances represented by formulae (V) to (X) below:
M—SO3—(CH2)a—S—(CH2)b—SO3—M  (V)
wherein a=3 to 8, b=3 to 8, M is a hydrogen or alkali metal element
M—SO3—(CH2)a—O—CH2—S—CH2—O—(CH2)b—SO3—M  (VI)
wherein a=3 to 8, b=3 to 8, M is a hydrogen or alkali metal element
M—SO3—(CH2)a—S—S—(CH2)b—SO3—M  (VII)
wherein a=3 to 8, b=3 to 8, M is a hydrogen or alkali metal element
M—SO3—(CH2)a—O—CH2—S—S—CH2—O—(CH2)b—SO3—M  (VIII)
wherein a=3 to 8, b=3 to 8, M is a hydrogen or alkali metal element
Figure US20030221969A1-20031204-C00012
4. The method for filling blind via holes according to claim 1, wherein the concentration of ingredient (a) in the copper sulfate plating bath is from 0.05 to 10 g/liter, and that of ingredient (b) in the copper sulfate plating bath is from 0.1 to 100 mg/liter.
5. The method for filling blind via holes according to claim 1, wherein the blind via hole is from 3 to 50 μm in diameter, from 30 to 100 μm in depth, and has an aspect ratio of 4 to 20, which is the value of dividing the depth by the diameter.
6. The method for filling blind via holes according to claim 1, wherein the ratio of the current density at reverse electrolysis to that at positive electrolysis is from 1 to 10.
7. The method for filling blind via holes according to claim 6, wherein the current density in positive electrolysis is from 0.1 to 20 A/dm2 and that in reverse electrolysis is from 0.1 to 200 A/dm2.
8. The method for filling blind via holes according to claim 7, wherein said substrate is a silicon wafer.
9. The method for filling blind via holes according to claim 8, further comprising forming an insulating film on the inner wall of the blind via holes, prior to said forming of the seed layer for plating, formed in the silicon wafer.
10. A method for forming an electrode penetrating a substrate, comprising filling the blind via holes with metallic copper provided in the substrate, by the method according to any one of claims 1 to 9, and polishing the back of the substrate to obtain the substrate having via holes which are filled with the metallic copper and which penetrate the substrate.
US10/439,589 2002-05-17 2003-05-16 Method for filling blind via holes Abandoned US20030221969A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2002-142549 2002-05-17
JP2002142549A JP3964263B2 (en) 2002-05-17 2002-05-17 Blind via hole filling method and through electrode forming method

Publications (1)

Publication Number Publication Date
US20030221969A1 true US20030221969A1 (en) 2003-12-04

Family

ID=29417006

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/439,589 Abandoned US20030221969A1 (en) 2002-05-17 2003-05-16 Method for filling blind via holes

Country Status (4)

Country Link
US (1) US20030221969A1 (en)
JP (1) JP3964263B2 (en)
KR (1) KR100545666B1 (en)
DE (1) DE10321509B4 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090236230A1 (en) * 2004-09-20 2009-09-24 Bert Reents Galvanic process for filling through-holes with metals, in particular of printed circuit boards with copper
US20160050755A1 (en) * 2014-08-14 2016-02-18 Samsung Electro-Mechanics Co., Ltd. Printed circuit board and method of manufacturing the same
US9963797B2 (en) * 2013-10-22 2018-05-08 Atotech Deutschland Gmbh Copper electroplating method
CN111270277A (en) * 2020-03-23 2020-06-12 东莞市康迈克电子材料有限公司 Blind hole filling electroplating process, plated part obtained by adopting blind hole filling electroplating process, application of plated part and electronic product
CN112437558A (en) * 2020-11-16 2021-03-02 淮安特创科技有限公司 Blind hole electroplating hole filling method and circuit board

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005005095A1 (en) * 2005-02-04 2006-08-10 Höllmüller Maschinenbau GmbH Process and device for the electrochemical treatment of components in continuous flow systems
JP4850595B2 (en) * 2006-06-19 2012-01-11 株式会社Adeka Electrolytic copper plating bath and electrolytic copper plating method
KR100912606B1 (en) * 2007-07-25 2009-08-19 서울시립대학교 산학협력단 Method of fine pitch bumps formation at silicon wafer with via using electroplating
JP5568250B2 (en) * 2009-05-18 2014-08-06 公立大学法人大阪府立大学 How to fill copper
US10083893B2 (en) 2014-01-30 2018-09-25 Toshiba Memory Corporation Semiconductor device and semiconductor device manufacturing method
JP6081387B2 (en) * 2014-01-30 2017-02-15 株式会社東芝 Semiconductor device and manufacturing method of semiconductor device
CN111945202B (en) * 2020-07-21 2021-10-15 中国电子科技集团公司第十三研究所 Blind hole electroplating method for ceramic leadless shell

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3267010A (en) * 1962-04-16 1966-08-16 Udylite Corp Electrodeposition of copper from acidic baths
US4257061A (en) * 1977-10-17 1981-03-17 John Fluke Mfg. Co., Inc. Thermally isolated monolithic semiconductor die
US4555315A (en) * 1984-05-29 1985-11-26 Omi International Corporation High speed copper electroplating process and bath therefor
US5252196A (en) * 1991-12-05 1993-10-12 Shipley Company Inc. Copper electroplating solutions and processes
US5597412A (en) * 1995-02-15 1997-01-28 Fujitsu Limited Apparatus for forcing plating solution into via openings
US5767561A (en) * 1997-05-09 1998-06-16 Lucent Technologies Inc. Integrated circuit device with isolated circuit elements
US5972192A (en) * 1997-07-23 1999-10-26 Advanced Micro Devices, Inc. Pulse electroplating copper or copper alloys
US6099711A (en) * 1995-11-21 2000-08-08 Atotech Deutschland Gmbh Process for the electrolytic deposition of metal layers
US6268660B1 (en) * 1999-03-05 2001-07-31 International Business Machines Corporation Silicon packaging with through wafer interconnects
US20010045360A1 (en) * 2000-05-25 2001-11-29 Ryushin Omasa Electroplating method using combination of vibrational flow in plating bath and plating current of pulse
US20020056645A1 (en) * 1998-10-14 2002-05-16 Taylor E. Jennings Electrodeposition of metals in small recesses using modulated electric fields
US20020084193A1 (en) * 2000-10-25 2002-07-04 Shipley Company, L.L.C. Seed layer
US20030019755A1 (en) * 2001-07-26 2003-01-30 Applied Materials, Inc. Dynamic pulse plating for high aspect ratio features

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100656581B1 (en) * 1998-09-03 2006-12-12 가부시키가이샤 에바라 세이사꾸쇼 Method for plating substrate and apparatus
JP3594894B2 (en) * 2000-02-01 2004-12-02 新光電気工業株式会社 Via filling plating method

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3267010A (en) * 1962-04-16 1966-08-16 Udylite Corp Electrodeposition of copper from acidic baths
US4257061A (en) * 1977-10-17 1981-03-17 John Fluke Mfg. Co., Inc. Thermally isolated monolithic semiconductor die
US4555315A (en) * 1984-05-29 1985-11-26 Omi International Corporation High speed copper electroplating process and bath therefor
US5252196A (en) * 1991-12-05 1993-10-12 Shipley Company Inc. Copper electroplating solutions and processes
US5597412A (en) * 1995-02-15 1997-01-28 Fujitsu Limited Apparatus for forcing plating solution into via openings
US6099711A (en) * 1995-11-21 2000-08-08 Atotech Deutschland Gmbh Process for the electrolytic deposition of metal layers
US5767561A (en) * 1997-05-09 1998-06-16 Lucent Technologies Inc. Integrated circuit device with isolated circuit elements
US5972192A (en) * 1997-07-23 1999-10-26 Advanced Micro Devices, Inc. Pulse electroplating copper or copper alloys
US20020056645A1 (en) * 1998-10-14 2002-05-16 Taylor E. Jennings Electrodeposition of metals in small recesses using modulated electric fields
US6268660B1 (en) * 1999-03-05 2001-07-31 International Business Machines Corporation Silicon packaging with through wafer interconnects
US20010045360A1 (en) * 2000-05-25 2001-11-29 Ryushin Omasa Electroplating method using combination of vibrational flow in plating bath and plating current of pulse
US20020084193A1 (en) * 2000-10-25 2002-07-04 Shipley Company, L.L.C. Seed layer
US20030019755A1 (en) * 2001-07-26 2003-01-30 Applied Materials, Inc. Dynamic pulse plating for high aspect ratio features

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090236230A1 (en) * 2004-09-20 2009-09-24 Bert Reents Galvanic process for filling through-holes with metals, in particular of printed circuit boards with copper
US9445510B2 (en) 2004-09-20 2016-09-13 Atotech Deutschland Gmbh Galvanic process for filling through-holes with metals, in particular of printed circuit boards with copper
US9526183B2 (en) 2004-09-20 2016-12-20 Atotech Deutschland Gmbh Galvanic process for filling through-holes with metals, in particular of printed circuit boards with copper
US9963797B2 (en) * 2013-10-22 2018-05-08 Atotech Deutschland Gmbh Copper electroplating method
US20160050755A1 (en) * 2014-08-14 2016-02-18 Samsung Electro-Mechanics Co., Ltd. Printed circuit board and method of manufacturing the same
US9839126B2 (en) * 2014-08-14 2017-12-05 Samsung Electro-Mechanics Co., Ltd. Printed circuit board and method of manufacturing the same
CN111270277A (en) * 2020-03-23 2020-06-12 东莞市康迈克电子材料有限公司 Blind hole filling electroplating process, plated part obtained by adopting blind hole filling electroplating process, application of plated part and electronic product
CN112437558A (en) * 2020-11-16 2021-03-02 淮安特创科技有限公司 Blind hole electroplating hole filling method and circuit board

Also Published As

Publication number Publication date
DE10321509A1 (en) 2003-12-04
DE10321509B4 (en) 2012-06-06
KR20030089473A (en) 2003-11-21
KR100545666B1 (en) 2006-01-24
JP2003328185A (en) 2003-11-19
JP3964263B2 (en) 2007-08-22

Similar Documents

Publication Publication Date Title
TW574438B (en) Method of plating for filling via holes
US6518182B1 (en) Via-filling process
US20030221969A1 (en) Method for filling blind via holes
KR101134610B1 (en) Additive for copper plating and process for producing electronic circuit substrate therewith
EP3080340B1 (en) Copper electrodeposition bath containing an electrochemically inert cation
CN102939408B (en) Copper electroplating composition and use the method for the cavity in said composition filling semiconductor substrate
CN1337064A (en) Method for galvanically forming conductor structures of high-purity copper in the production of integrated circuits
CN1529772A (en) Electrochemical co-deposition of metals for electronic device manufacture
US20160258077A1 (en) Copper electroplating method
JP4132273B2 (en) Method for manufacturing build-up printed wiring board having filled blind via holes
TW200307768A (en) Via filling method, printed circuit board, and wafer
US10883185B2 (en) Copper electrodeposition solution and process for high aspect ratio patterns
US20020084191A1 (en) Electric copper plating liquid and process for manufacturing semiconductor integrated circuit device using same
US20040072423A1 (en) Methods and systems for electro-or electroless-plating of metal in high-aspect ratio features
JP2000297395A (en) Barrel plating method for electronic parts
KR102277675B1 (en) The electrolyte solution containing bromide ion for copper electrodeposition and copper electrodeposition method using the same
JP2009132982A (en) Method of manufacturing copper wiring
JP4472673B2 (en) Manufacturing method of copper wiring and electrolytic solution for copper plating
JP7346738B2 (en) Cobalt chemistry for smooth topology
TWI275668B (en) Electroplating method
Josell et al. Survey of P-Block Metal Additives for Superconformal Cu Deposition in an Alkaline Electrolyte
OYAMADA et al. Via-filling by Copper Electroplating using Stepwise Current Control
CN114959810A (en) Novel electro-coppering additive and application thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: SPC ELECTRONICS CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TOMISAKA, MANABU;ANDO, EIICHI;SHIMADA, KIYOSHI;AND OTHERS;REEL/FRAME:014329/0849

Effective date: 20030702

Owner name: DENSO CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TOMISAKA, MANABU;ANDO, EIICHI;SHIMADA, KIYOSHI;AND OTHERS;REEL/FRAME:014329/0849

Effective date: 20030702

AS Assignment

Owner name: DENSO CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SPC ELECTRONICS CORPORATION;REEL/FRAME:015268/0167

Effective date: 20040412

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION