US20030194035A1 - Method to synchronise data and a transmitter and a receiver realising said method - Google Patents
Method to synchronise data and a transmitter and a receiver realising said method Download PDFInfo
- Publication number
- US20030194035A1 US20030194035A1 US10/436,620 US43662003A US2003194035A1 US 20030194035 A1 US20030194035 A1 US 20030194035A1 US 43662003 A US43662003 A US 43662003A US 2003194035 A1 US2003194035 A1 US 2003194035A1
- Authority
- US
- United States
- Prior art keywords
- data
- receiver
- transmitter
- dat
- trigger signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
- H04J3/0623—Synchronous multiplexing systems, e.g. synchronous digital hierarchy/synchronous optical network (SDH/SONET), synchronisation with a pointer process
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
- H04J3/0632—Synchronisation of packets and cells, e.g. transmission of voice via a packet network, circuit emulation service [CES]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0079—Receiver details
- H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks
Definitions
- the present invention relates to a method to synchronise data as described in the preamble of claim 1, and a transmitter and a receiver realising said method as described in the preambles of claim 4 and claim 6.
- Such a method to synchronise data is common knownledge. Indeed, e.g. in communication systems where data is sent from a transmitter to a receiver, for the receiver to be able to interprete the received data, the received data have to be synchronised in the receiver with a reference signal, usual a clock signal of the receiver. Realising synchronisation implies more complexity and therefore there is a need for additional hardware or software in the receiver. The trade-offs are generally between expense and complexity, on one hand, and error performance on the other hand. However, some kind of receivers e.g. receivers using asymmetric digital subscriber line technology are required to have both, a low complexity and also a low error performance.
- An object of the present invention is to provide a method to synchronise data and a transmitter and a receiver realising said method of the above known type but which are suited for use in communication systems where a low complexity and a low error performance are required at the receiving side of the communication system.
- this object is achieved by the method to synchronise data as described in claim 1, and the transmitter and the receiver realising the method as described in claim 4 and claim 6, respectively.
- the transmitter is able to send the data to the receiver upon receipt of the trigger signals i.e. at the right time to ensure synchronisation between the data received in the receiver and the available signal e.g. a clock signal in the receiver.
- the complexity of the synchronisation process is moved from the receiver side to the transmitter side of the communication system and each level of synchronisation can be realised with the required level of error performance and without making the receiver too complex.
- the data, sent from the transmitter to the receiver is asynchronous data. Indeed, upon receipt of the trigger signals, the transmitter must be able to send data even if the trigger signals are sent in an asynchronous way. This is for instance the case when the receiver has to receive the data at a time moment at which the data has just to fit at a predefined place in a frame. In this way frame synchronisation is achieved.
- Yet another charaderistic feature of the present invention is that in the event that no data is available in the transmitter to be sent upon receipt of the trigger signals, the transmitter is able to generate idle data and to send this idle data to the receiver. In this way, e.g. the frame synchronisation proces is not disturbed. This is described in the method of claim 3 and the transmitter of claim 8.
- an important application of the present invention is that the receiver is included in an asymmetric digital subscriber line (ADSL) modem. This is described in claim 5.
- ADSL asymmetric digital subscriber line
- the received data is framed into an asymmetric digital subscriber line frame and sent over twisted pair.
- ADSL modems using the known synchronisdtion methods, when the modem receives data at a higher frequency than the frequency at which the data is sent, the data has to be buffered before being framed.
- the asymetric digital subscriber line modem gets rid of the buffering aspect.
- FIGURE is a block scheme of a synchronisation system including a transmitter and a receiver realising the method of the invention.
- the synchronisation system includes a transmitter TX and an asymmetric digital subscriber line modem (ADSL modem) ADSL.
- ADSL modem asymmetric digital subscriber line modem
- the transmitter TX includes four functional blocks
- a trigger receiving means T-RX a trigger receiving means T-RX.
- the buffer BUF is included to buffer the data DAT presented to the transmitter TX.
- This data DAT can be digital data of any kind, however, for this embodiment the data DAT is asynchronous data i.e. data organised following the asynchronous transfer mode (ATM) technique.
- ATM asynchronous transfer mode
- the buffer BUF buffers the data DAT presented to the transmitter TX.
- the buffer BUF will only do this when it is nessary i.e. when the transmitter receives more data DATA then he is allowed to send.
- the idle data generating means ID-GEN is included to generate idle data. It has to be remarked that this one of the typical ATM functionalities. Idle data is send whenever there is no information available at the side of the sender at the moment of transmission. They allow a full asynchronous operation of both sender and receiver.
- the data sending means DAT-SEND is included to send data from the transmitter TX to the ADSL modem.
- This data can be useful user information i.e. the data DAT coming from the buffer BUF or idle data, coming from the idle data generating means ID-GEN.
- the trigger receiving means T-RX is included to receive trigger signals T coming from the ADSL modem. Upon receipt of such a trigger signal, the data sending means DAT-SEND is on his turn triggered by the trigger receiving means T-RX and is allowed to send data.
- the ADSL modem includes besides a receiver RX also the characteristic functional blocks of an ADSL modem. Since the description of the ADSL technology goes beyond the scope of this invention, these functional blocks are not shown in the FIGURE. However, it is worth to mention here that one of the functional blocks of such an ADSL modem is a framer which organizes overhead information and user information i.e. the incoming data DAT into ADSL frames, i.e. uniformly sized groups of bits used to organize the ADSL data stream.
- the receiver RX includes three functional blocks
- trigger generating means T-GEN T-GEN
- data receiving means DAT-RX DAT-RX.
- the trigger generating means T-GEN is included to generate trigger signals T from an available signal SIG in the receiver RX.
- This available signal SIG is generated in accordance with the time moments whenever data DAT is needed to fit into an available ADSL frame on a predetermined place.
- This signal S is not necessary a clock signal. Indeed, looking to the form of an ADSL frame, not the whole frame must be filled with data DAT, so by consequence, the signal S is not a signal with a constant frequency.
- the trigger signals T are allowed to be of any kind e.g. one single bit pulse or a predefined codeword as long as the trigger generating means T-GEN of the receiver RX and the trigger receiving means T-RX of the transmitter TX are lined up with each other.
- the trigger sending means T-SEND is included to send the trigger signals T from the receiver RX to the transmitter TX and the data receiving means DAT-RX is included to receive the data DAT coming from the transmitter TX.
- the transmission medium for sending the trigger signals is in the FIGURE depicted as a separate line to simplify the description of the working of the system. However these signals can (and usually are) transmitted over the same transmission medium, i.e. twisted pair, as the data.
- a trigger signal T is generated from the available signal SIG and transmitted to the transmitter TX.
- the trigger receiving means T-RX gives a signal to the data sending means DAT-SEND, e.g. by means of a controle signal, and DAT-SEND on his turn requests data DAT to the buffer BUF.
- the data DAT is provided to the data sending means DAT-SEND.
- the synchronisation process may not be disturbed and the data sending means DAT-SEND requests idle data to the idle data generating means ID-GEN.
- the data either user data or idle data, is sent to the receiver RX and arrives there at the right moment to fit immediately into the ADSL frame on the predetermined place whereby synchronisation is established between the data DAT and the available signal SIG.
- the transmitter TX upon receipt of a trigger signal T, the transmitter TX has to send data DAT to the receiver RX.
- Sending data can be done immediately after receiving of the trigger signal T, however the invention is not restricted to such kind of synchronisation systems but is also applicable for synchronisation systems where the data DAT is only sent after a predetermined period.
- the total period between the moment of generating a particular trigger and the moment of data DAT arriving at the receiver RX to fit into a according predefined ADSL frame must be taken into account at initialisation time. It can be necessary to have a predetermined waiting period somewhere in the loop in order to be able to realise the synchronisation. Since the complexity is moved from the receiver RX to the transmitter TX, this waiting period will also be realised by the transmitter TX.
Abstract
A method to realise synchronisation in a receiver (RX), of data (DAT) sent from a transmitter (TX) to the receiver (RX), with a signal (SIG) available in the receiver (RX). The method includes the following steps:
in the receiver (RX) generating trigger signals (T) from the signal (S);
sending the trigger signals (T) from the receiver (RX) to the transmitter (TX);
upon receipt of the trigger signals (T) by the transmitter (TX) sending the data (DAT) from the transmitter (TX) to the receiver (RX).
Description
- The present invention relates to a method to synchronise data as described in the preamble of claim 1, and a transmitter and a receiver realising said method as described in the preambles of claim 4 and claim 6.
- Such a method to synchronise data is common knownledge. Indeed, e.g. in communication systems where data is sent from a transmitter to a receiver, for the receiver to be able to interprete the received data, the received data have to be synchronised in the receiver with a reference signal, usual a clock signal of the receiver. Realising synchronisation implies more complexity and therefore there is a need for additional hardware or software in the receiver. The trade-offs are generally between expense and complexity, on one hand, and error performance on the other hand. However, some kind of receivers e.g. receivers using asymmetric digital subscriber line technology are required to have both, a low complexity and also a low error performance.
- An object of the present invention is to provide a method to synchronise data and a transmitter and a receiver realising said method of the above known type but which are suited for use in communication systems where a low complexity and a low error performance are required at the receiving side of the communication system.
- According to the invention, this object is achieved by the method to synchronise data as described in claim 1, and the transmitter and the receiver realising the method as described in claim 4 and claim 6, respectively.
- Indeed, due to the trigger signals generated from the signal available in the receiver and sent to the transmitter, the transmitter is able to send the data to the receiver upon receipt of the trigger signals i.e. at the right time to ensure synchronisation between the data received in the receiver and the available signal e.g. a clock signal in the receiver. In this way, the complexity of the synchronisation process is moved from the receiver side to the transmitter side of the communication system and each level of synchronisation can be realised with the required level of error performance and without making the receiver too complex.
- Another characteristic feature of the present invention is that the data, sent from the transmitter to the receiver, is asynchronous data. Indeed, upon receipt of the trigger signals, the transmitter must be able to send data even if the trigger signals are sent in an asynchronous way. This is for instance the case when the receiver has to receive the data at a time moment at which the data has just to fit at a predefined place in a frame. In this way frame synchronisation is achieved.
- Yet another charaderistic feature of the present invention is that in the event that no data is available in the transmitter to be sent upon receipt of the trigger signals, the transmitter is able to generate idle data and to send this idle data to the receiver. In this way, e.g. the frame synchronisation proces is not disturbed. This is described in the method of claim 3 and the transmitter of claim 8.
- An important application of the present invention is that the receiver is included in an asymmetric digital subscriber line (ADSL) modem. This is described in claim 5. In such receiver, the received data is framed into an asymmetric digital subscriber line frame and sent over twisted pair. However in known ADSL modems using the known synchronisdtion methods, when the modem receives data at a higher frequency than the frequency at which the data is sent, the data has to be buffered before being framed. As already mentioned above, it is important to keep the complexity of a receiver in such a modem low. By using the method of the invention, the asymetric digital subscriber line modem gets rid of the buffering aspect. In fact the buffering is again moved from the receiver to the transmitter which now must be able to buffer the data until he receives a trigger signal of the receiver to hove the permission to sent the data to the receiver. Therefore, this way of synchronising is expecially suited for systems wherein there is anyway buffering foreseen at the transmitting side, e.g. for Asynchronous Transmission Mode (ATM) systems.
- The above mentioned and other objects and features of the invention will become more apparent and the invention itself will be best understood by referring to the following description of an embodiment taken in conjunction with the accompanying FIGURE which is a block scheme of a synchronisation system including a transmitter and a receiver realising the method of the invention.
- Referring to the FIGURE, the working of the synchronisation system will be described. First, the working of the synchronisation system will be explained by means of a functional description of the blocks shown in the FIGURE. Based on this description implementation of the functional blocks will be obvious to a person skilled in the art and will therefor not be described in detail. In addition, the principle working of the synchronisation system will be described in further detail.
- The synchronisation system includes a transmitter TX and an asymmetric digital subscriber line modem (ADSL modem) ADSL.
- The transmitter TX includes four functional blocks
- a buffer BUF;
- an idle data generating means ID-GEN
- a data sending means DAT-SEND; and
- a trigger receiving means T-RX.
- The buffer BUF is included to buffer the data DAT presented to the transmitter TX. This data DAT can be digital data of any kind, however, for this embodiment the data DAT is asynchronous data i.e. data organised following the asynchronous transfer mode (ATM) technique. As mentioned, the buffer BUF buffers the data DAT presented to the transmitter TX. However, it has to be understood that the buffer BUF will only do this when it is nessary i.e. when the transmitter receives more data DATA then he is allowed to send.
- The idle data generating means ID-GEN is included to generate idle data. It has to be remarked that this one of the typical ATM functionalities. Idle data is send whenever there is no information available at the side of the sender at the moment of transmission. They allow a full asynchronous operation of both sender and receiver.
- The data sending means DAT-SEND is included to send data from the transmitter TX to the ADSL modem. This data can be useful user information i.e. the data DAT coming from the buffer BUF or idle data, coming from the idle data generating means ID-GEN.
- The trigger receiving means T-RX is included to receive trigger signals T coming from the ADSL modem. Upon receipt of such a trigger signal, the data sending means DAT-SEND is on his turn triggered by the trigger receiving means T-RX and is allowed to send data.
- The ADSL modem includes besides a receiver RX also the characteristic functional blocks of an ADSL modem. Since the description of the ADSL technology goes beyond the scope of this invention, these functional blocks are not shown in the FIGURE. However, it is worth to mention here that one of the functional blocks of such an ADSL modem is a framer which organizes overhead information and user information i.e. the incoming data DAT into ADSL frames, i.e. uniformly sized groups of bits used to organize the ADSL data stream.
- The receiver RX includes three functional blocks
- trigger generating means T-GEN;
- trigger sending means T-SEND; and
- data receiving means DAT-RX.
- The trigger generating means T-GEN is included to generate trigger signals T from an available signal SIG in the receiver RX. This available signal SIG is generated in accordance with the time moments whenever data DAT is needed to fit into an available ADSL frame on a predetermined place. This signal S is not necessary a clock signal. Indeed, looking to the form of an ADSL frame, not the whole frame must be filled with data DAT, so by consequence, the signal S is not a signal with a constant frequency.
- It has to be remarked here that the trigger signals T are allowed to be of any kind e.g. one single bit pulse or a predefined codeword as long as the trigger generating means T-GEN of the receiver RX and the trigger receiving means T-RX of the transmitter TX are lined up with each other.
- The trigger sending means T-SEND is included to send the trigger signals T from the receiver RX to the transmitter TX and the data receiving means DAT-RX is included to receive the data DAT coming from the transmitter TX.
- The transmission medium for sending the trigger signals is in the FIGURE depicted as a separate line to simplify the description of the working of the system. However these signals can (and usually are) transmitted over the same transmission medium, i.e. twisted pair, as the data.
- The principle working of the synchronisation system will be described in the following paragraph.
- Whenever data DAT is needed to fit in an available ADSL frame on a predetermined place, a trigger signal T is generated from the available signal SIG and transmitted to the transmitter TX. Upon receipt of a trigger signal T the trigger receiving means T-RX gives a signal to the data sending means DAT-SEND, e.g. by means of a controle signal, and DAT-SEND on his turn requests data DAT to the buffer BUF. When there is data DAT available in the buffer BUF, the data DAT is provided to the data sending means DAT-SEND. However, when no data DAT is available in the buffer, the synchronisation process may not be disturbed and the data sending means DAT-SEND requests idle data to the idle data generating means ID-GEN. The data, either user data or idle data, is sent to the receiver RX and arrives there at the right moment to fit immediately into the ADSL frame on the predetermined place whereby synchronisation is established between the data DAT and the available signal SIG.
- It has to be remarked that upon receipt of a trigger signal T, the transmitter TX has to send data DAT to the receiver RX. Sending data can be done immediately after receiving of the trigger signal T, however the invention is not restricted to such kind of synchronisation systems but is also applicable for synchronisation systems where the data DAT is only sent after a predetermined period. Indeed, in this particular embodiment, the total period between the moment of generating a particular trigger and the moment of data DAT arriving at the receiver RX to fit into a according predefined ADSL frame must be taken into account at initialisation time. It can be necessary to have a predetermined waiting period somewhere in the loop in order to be able to realise the synchronisation. Since the complexity is moved from the receiver RX to the transmitter TX, this waiting period will also be realised by the transmitter TX.
- It has to be remarked that due to the cell structure of the ATM data stream whenever idle data, not corresponding to a complete idle cell has been sent, that upon receipt of subsequent trigger signals T idle data has to be sent until the complete idle cell is transmitted, even if in the mean time some data DAT becomes available in the buffer BUF.
- While the principles of the invention have been described above in connection with specific apparatus, it is to be clearly understood that this description is made only by way of example and not as a limitation on the scope of the invention.
Claims (8)
1. A method to realise synchronisation in a receiver (RX), of data (DAT) sent from a transmitter (TX) to said receiver (RX), with a signal (SIG) available in said receiver (RX), characterised in that said method includes the steps of:
in said receiver (RX) generating trigger signals (T) from said signal (SIG);
sending said trigger signals (T) from said receiver (RX) to said transmitter (TX);
upon receipt of said trigger signals (T) by said transmitter (TX) sending said data (DAT) from said transmitter (TX) to said receiver (RX).
2. The method according to claim 1 , characterised in that said data (DT) is asynchronous data.
3. The method according to claim 1 , characterised in that said method further includes in the event that no data is available in said transmitter (TX) to be sent upon receipt of said trigger signals, sending idle data from said transmitter (TX) to said receiver (RX).
4. A receiver (RX) for receiving from a transmitter (TX) data (DAT), said data (DAT) having to be synchronous with a signal (SIG) available in said receiver (RX), characterised in that said receiver (RX) includes:
trigger generating means (T-GEN) to generate trigger signals (T) from said signal (SIG);
trigger sending means (T-SEND) to send said trigger signals (T) from said receiver (RX) to said transmitter (TX);
data receiving means (DAT-RX) to receive said data (DAT) sent by said transmitter (TX) upon receipt of said trigger signals (T) to said receiver (RX).
5. The receiver (RX) according to claim 4 , characterised in that said receiver (RX) is included in an asymmetric digital subscriber line modem.
6. A transmitter (TX) for transmitting data (DAT) to a receiver (RX), said data (DAT) having to be synchronous with a signal (SIG) available in said receiver (RX), characterised in that said transmitter (TX) includes
trigger receiving means (T-RX) to receive trigger signals T), generated by said receiver (RX) from said signal (SIG) and sent from said receiver (RX) to said transmitter (TX);
data sending means (DAT-SEND) to send data (DAT) from said transmitter (TX) to said receiver (RX) upon receipt of said trigger signals (T).
7. The transmitter (TX) according to claim 6 , characterised in that said transmitter (TX) includes means to send said data (DAT) in an asynchronous way.
8. The transmitter (TX) according to claim 6 , characterised in that said transmitter (TX) includes idle data generating means (ID-GEN) to generate idle data and to send said idle data from said transmitter (TX) to said receiver (RX) in the event that no data (DAT) is available in said transmitter (TX) upon receipt of said trigger signals (T).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/436,620 US20030194035A1 (en) | 1996-11-08 | 2003-05-13 | Method to synchronise data and a transmitter and a receiver realising said method |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP06402393.1 | 1996-11-08 | ||
EP96402393A EP0841766B1 (en) | 1996-11-08 | 1996-11-08 | Method to synchronise data transmission between a receiver and a transmitter |
US5212697P | 1997-07-10 | 1997-07-10 | |
US08/965,136 US5903612A (en) | 1996-11-08 | 1997-11-06 | Method to synchronize data and a transmitter and a receiver realizing said method |
US09/280,435 US6845136B1 (en) | 1996-11-08 | 1999-03-29 | Method to synchronize data and a transistor and a receiver realizing said method |
US10/436,620 US20030194035A1 (en) | 1996-11-08 | 2003-05-13 | Method to synchronise data and a transmitter and a receiver realising said method |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/965,136 Division US5903612A (en) | 1996-11-08 | 1997-11-06 | Method to synchronize data and a transmitter and a receiver realizing said method |
US09/280,435 Division US6845136B1 (en) | 1996-11-08 | 1999-03-29 | Method to synchronize data and a transistor and a receiver realizing said method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030194035A1 true US20030194035A1 (en) | 2003-10-16 |
Family
ID=26144084
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/965,136 Expired - Lifetime US5903612A (en) | 1996-11-08 | 1997-11-06 | Method to synchronize data and a transmitter and a receiver realizing said method |
US09/280,435 Expired - Lifetime US6845136B1 (en) | 1996-11-08 | 1999-03-29 | Method to synchronize data and a transistor and a receiver realizing said method |
US10/436,620 Abandoned US20030194035A1 (en) | 1996-11-08 | 2003-05-13 | Method to synchronise data and a transmitter and a receiver realising said method |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/965,136 Expired - Lifetime US5903612A (en) | 1996-11-08 | 1997-11-06 | Method to synchronize data and a transmitter and a receiver realizing said method |
US09/280,435 Expired - Lifetime US6845136B1 (en) | 1996-11-08 | 1999-03-29 | Method to synchronize data and a transistor and a receiver realizing said method |
Country Status (1)
Country | Link |
---|---|
US (3) | US5903612A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040034872A1 (en) * | 2002-08-16 | 2004-02-19 | Peter Huyge | Method for triggering an event in an electronic device, and corresponding device |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6201830B1 (en) * | 1997-06-11 | 2001-03-13 | Texas Instruments Incorporated | Low computation idle transmission method for DSL modems |
US6049531A (en) * | 1997-07-14 | 2000-04-11 | At&T Corp | Real-time multimedia conferencing over an ATM network using an intelligent ATM ADSL modem and ADSL access |
US20040160906A1 (en) | 2002-06-21 | 2004-08-19 | Aware, Inc. | Multicarrier transmission system with low power sleep mode and rapid-on capability |
US6052411A (en) * | 1998-04-06 | 2000-04-18 | 3Com Corporation | Idle mode for digital subscriber line |
AU3477999A (en) * | 1998-04-07 | 1999-10-25 | 3Com Corporation | Controlled aliasing to simplify service selection |
US6961369B1 (en) | 1999-11-09 | 2005-11-01 | Aware, Inc. | System and method for scrambling the phase of the carriers in a multicarrier communications system |
US6603831B1 (en) * | 1999-11-19 | 2003-08-05 | Analog Devices, Inc. | Synchronous digital data transmitter |
US6721356B1 (en) * | 2000-01-03 | 2004-04-13 | Advanced Micro Devices, Inc. | Method and apparatus for buffering data samples in a software based ADSL modem |
EP2293459A3 (en) | 2000-01-07 | 2014-04-16 | TQ Delta, LLC | Systems and methods for characterizing transmission lines in a multi-carrier DSL environment |
US7076016B1 (en) | 2000-02-28 | 2006-07-11 | Advanced Micro Devices, Inc. | Method and apparatus for buffering data samples in a software based ADSL modem |
JP3898694B2 (en) * | 2001-10-02 | 2007-03-28 | 株式会社日立製作所 | Serial data transmission device |
WO2003032555A2 (en) | 2001-10-05 | 2003-04-17 | Aware, Inc. | Systems and methods for multi-pair atm over dsl |
CA2555757C (en) | 2004-03-03 | 2015-01-20 | Aware, Inc. | Impulse noise management |
CA2876137C (en) | 2004-09-25 | 2016-09-13 | Tq Delta, Llc | Crc counter normalization |
AU2005296086A1 (en) | 2004-10-12 | 2006-04-27 | Aware, Inc. | Resource sharing in a telecommunications environment |
WO2006044533A1 (en) | 2004-10-15 | 2006-04-27 | Aware, Inc. | Dmt symbol repetition in the presence of impulse noise |
EP3301871B8 (en) | 2006-04-12 | 2021-07-07 | TQ Delta, LLC | Method, apparatus and system for packet retransmission |
KR101844409B1 (en) | 2012-10-23 | 2018-04-03 | 삼성전자주식회사 | Wireless energy transmission apparatus and method thereof, wireless energy transmission system |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5003558A (en) * | 1989-10-30 | 1991-03-26 | International Business Machines Corporation | Data synchronizing buffers for data processing channels |
US5894476A (en) * | 1996-08-13 | 1999-04-13 | At&T Corp | Minimum-pin ATM interface with flow control |
US5898744A (en) * | 1996-10-07 | 1999-04-27 | Motorola, Inc. | Apparatus and method for clock recovery in a communication system |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2577733B1 (en) * | 1985-02-14 | 1988-03-25 | Enertec | METHOD AND SYSTEM FOR SPREAD BAND TRANSMISSION, IN PARTICULAR FOR TRANSMITTING INFORMATION OVER AN ELECTRIC POWER DISTRIBUTION NETWORK |
DE4225407C2 (en) | 1992-07-31 | 1994-05-11 | Siemens Nixdorf Inf Syst | Communication system |
US5430724A (en) * | 1993-07-02 | 1995-07-04 | Telefonaktiebolaget L M Ericsson | TDMA on a cellular communications system PCM link |
US5625651A (en) * | 1994-06-02 | 1997-04-29 | Amati Communications, Inc. | Discrete multi-tone data transmission system using an overhead bus for synchronizing multiple remote units |
US5434892A (en) * | 1994-09-16 | 1995-07-18 | Intel Corporation | Throttling circuit for a data transfer system |
US5787114A (en) * | 1996-01-17 | 1998-07-28 | Lsi Logic Corporation | Loop-back test system and method |
JPH10150475A (en) * | 1996-11-18 | 1998-06-02 | Mitsubishi Electric Corp | Data transfer device |
-
1997
- 1997-11-06 US US08/965,136 patent/US5903612A/en not_active Expired - Lifetime
-
1999
- 1999-03-29 US US09/280,435 patent/US6845136B1/en not_active Expired - Lifetime
-
2003
- 2003-05-13 US US10/436,620 patent/US20030194035A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5003558A (en) * | 1989-10-30 | 1991-03-26 | International Business Machines Corporation | Data synchronizing buffers for data processing channels |
US5894476A (en) * | 1996-08-13 | 1999-04-13 | At&T Corp | Minimum-pin ATM interface with flow control |
US5898744A (en) * | 1996-10-07 | 1999-04-27 | Motorola, Inc. | Apparatus and method for clock recovery in a communication system |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040034872A1 (en) * | 2002-08-16 | 2004-02-19 | Peter Huyge | Method for triggering an event in an electronic device, and corresponding device |
Also Published As
Publication number | Publication date |
---|---|
US6845136B1 (en) | 2005-01-18 |
US5903612A (en) | 1999-05-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20030194035A1 (en) | Method to synchronise data and a transmitter and a receiver realising said method | |
US6327273B1 (en) | Method to transparently transport an incoming clock signal over a network segment, and related transmitter and receiver unit | |
US5293378A (en) | Parallel multi-line packet transmission system | |
US5559796A (en) | Delay control for frame-based transmission of data | |
EP0203971B1 (en) | Idle period signalling in a packet switching system | |
US4413337A (en) | Time division switching system for circuit mode and packet mode lines | |
CA2100753C (en) | Clock rate matching in independent networks | |
US4606023A (en) | Guard time elimination in a time-division multiplexed, active star-coupled, half-duplex mode, synchronous communications network | |
EP0135342B1 (en) | Exchange system | |
US4841521A (en) | Method and system for bidirectionally transmitting data | |
JPH0624394B2 (en) | Data communication method and communication system | |
GB2191662A (en) | Parallel transmission system | |
DK162677B (en) | TIME CHANNEL ARRANGEMENTS FOR LOCAL NETWORK SYSTEMS | |
US5822328A (en) | Frame synchronization mechanism for digital simultaneous voice/data modems | |
EP0841767B1 (en) | Method to transparently transport an incoming clock signal over a network segment, and related transmitter and receiver unit | |
AU722056B2 (en) | Virtual time loop | |
EP0841766A1 (en) | Method to synchronise data transmission between a receiver and a transmitter | |
EP1102160B1 (en) | Synchronous digital data transmitter | |
JPH06508729A (en) | Communication networks and methods | |
US6075831A (en) | FIFO and system synchronization system and method | |
JPS6392135A (en) | Digital subscriber line transmission system | |
KR0135202B1 (en) | Multi-function signal processing device in the full electronic switching system | |
US5027381A (en) | Over speed data rate adjustment method and apparatus in an asynchronous data stream | |
JP2658652B2 (en) | ISDN terminal connection system | |
CA2199647C (en) | Synchronization of communication devices connected over an asynchronous link |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |