US20030146102A1 - Method for forming copper interconnects - Google Patents
Method for forming copper interconnects Download PDFInfo
- Publication number
- US20030146102A1 US20030146102A1 US10/358,561 US35856103A US2003146102A1 US 20030146102 A1 US20030146102 A1 US 20030146102A1 US 35856103 A US35856103 A US 35856103A US 2003146102 A1 US2003146102 A1 US 2003146102A1
- Authority
- US
- United States
- Prior art keywords
- less
- copper film
- atoms
- substrate
- copper
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D7/00—Electroplating characterised by the article coated
- C25D7/12—Semiconductors
- C25D7/123—Semiconductors first coated with a seed layer or a conductive layer
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D3/00—Electroplating: Baths therefor
- C25D3/02—Electroplating: Baths therefor from solutions
- C25D3/38—Electroplating: Baths therefor from solutions of copper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
- H01L21/2885—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12431—Foil or filament smaller than 6 mils
Definitions
- Copper is a material having advantageous properties, such as lower resistance and better electromigration performance, compared to traditional materials, such as aluminum.
- copper and its alloys have become the metals of choice for sub-quarter-micron interconnect technology because copper has a lower resistivity than aluminum, (1.7 ⁇ -cm compared to 3.1 ⁇ -cm for aluminum), a higher current carrying capacity, and significantly higher electromigration resistance. These characteristics are important for supporting the higher current densities experienced at high levels of integration and increased device speed. Further, copper has a good thermal conductivity and is available in a highly pure state.
- Electrochemical plating is generally accepted today as a preferred method of depositing copper for interconnect applications in the 0.13 ⁇ m generation of integrated circuits, and is being evaluated for extension to future generations of devices.
- electroplating solutions consist of: copper sulfate solutions, sulfuric acid to change the acidity (or pH) of the plating solution, copper chloride for nucleation of suppressor molecules, and additives to aid in depositing copper on the surface of a substrate and in filling sub micron sized features, e.g., vias and interconnects.
- the additives may include any combination of, but not limited to, levelers, brighteners or accelerators, inhibitors, suppressors, enhancers, and surfactants.
- the additives are often organic molecules that adsorb onto the surface of the substrate. Suppressors inhibit or reduce copper deposition in the adsorbed areas, while accelerators enhance growth in the adsorbed areas. Levelers improve deposition thickness uniformity.
- the invention described herein generally relates to a method of electrochemical plating metal, such as copper, onto substrates by controlling depositing parameters, such as plating current density and substrate rotation speed. Controlling the deposition parameters of the deposited material allows control of the intrinsic properties and reliability characteristics of deposited layers.
- FIG. 2 is a schematic cross sectional view of a copper wire.
- FIGS. 4A and 4B are plots of Film Stress dependence on substrate rotation speed and current density before ( 4 A) and after ( 4 B) anneal at 250° C. for 30 seconds.
- FIGS. 5 A- 5 E are plots of dependence of Impurity (carbon, sulfur, nitrogen, oxygen and chlorine) concentration in plated copper film on substrate rotation speed and current density.
- FIG. 6 is an electromigration activation energy plot for two-components and three-components chemistries.
- FIG. 7 is a plot of Resistance rise for electromigration test samples, processed by two-components and three-components chemistries, stressed at 300° C.
- FIG. 8 is a SEM cross sectional diagram of via fill on features of size 0.14 ⁇ m ⁇ 1 ⁇ m.
- aspects of the invention described herein generally relate to depositing material on a substrate surface by an electrochemical plating technique.
- the words and phrases used herein should be given their ordinary and customary meaning in the art by one skilled in the art, unless otherwise further defined.
- Embodiments of the invention may be practiced using a variety of apparatuses suitable for forming electroplated copper layers.
- An electroplating apparatus is an ElectraTM ECP system, which is available either as a stand-alone electroplating system or as part of an integrated processing system known as iECPTM, both of which are available from Applied Materials, Inc., of Santa Clara, Calif. Details of an integrated processing system have been disclosed in commonly assigned U.S. Pat. No.
- FIG. 1 illustrates a cross sectional view of an exemplary electroplating cell 100 of the present invention.
- the exemplary processing cell 100 generally includes a head assembly 110 , a process kit 120 , and an electrolyte (or electroplating solution) basin 140 .
- the basin 140 may be secured onto the body 142 of the mainframe 114 over an opening 143 that defines a location for placement of the process kit 120 .
- the basin 140 generally includes an inner wall 146 , an outer wall 148 , and a bottom 147 connecting the respective walls.
- a fluid inlet 210 maybe disposed through the bottom of the basin 140 so that the electrolyte may enter the electroplating cell.
- An electrolyte drain 149 is positioned to receive overflow from a weir of the basin 140 and is connected to the electrolyte replenishing system (not shown).
- the head assembly 110 is mounted onto a head assembly frame 152 .
- a mounting post 154 is mounted onto the body 142 , and the cantilever arm 156 extends laterally from an upper portion of the mounting post 154 .
- the mounting post 154 provides rotational movement with respect to a vertical axis along the mounting post to allow rotation of the head assembly 110 .
- the head assembly 110 generally includes a substrate holder assembly 150 and a substrate assembly actuator 158 .
- the substrate holder assembly 150 generally includes a substrate holder 164 and a cathode contact ring 166 .
- the head assembly 110 is generally adapted to rotate the substrate at between about 5 and about 500 rpm in an electrolyte solution disposed in the cell.
- the substrate holder assembly 150 is positioned above the process kit 120 .
- the process kit 120 generally includes a bowl 130 , a container body 172 , and an anode assembly 174 .
- the container body 172 is preferably sized and adapted to conform to the substrate surface and the shape of a substrate being processed through the system, typically circular or rectangular in shape.
- the anode assembly 174 includes a soluble metal 196 , disposed in an anode enclosure 194 , and an anode contact 198 .
- the anode contact 198 is inserted through the anode enclosure 194 to provide electrical connection to the soluble metal 196 from a power supply.
- the anode electrical contact 198 extends through the bowl 130 and is connected to an electrical power supply.
- a power source is coupled to the process cell to provide power between the substrate and anode to generate a current density between the substrate and the anode between about 1 mA/cm 2 and about 100 mA/cm 2 over the substrate surface.
- Embodiments of the invention may be practiced using different copper plating baths.
- a copper-electroplating bath also generally contains additives, such as suppressors, accelerators, and levelers.
- additives such as suppressors, accelerators, and levelers.
- Examples of copper plating baths include two-component chemistries and three-component chemistries. Two-component chemistries refer to copper-electroplating baths that contain suppressors and accelerators (no levelers) as additives. Its' chemistry and process are described in commonly assigned and pending U.S.
- the plating current for two-component chemistries can either be direct or pulsed.
- Three-component chemistries refer to baths that contain suppressors, accelerators, and levelers. Its' chemistry and process are described in commonly assigned and pending U.S. patent application Ser. No. 10/109,560, entitled “Process Window for Gap-Fill on Very High Aspect Ratio Structures Using Additives in Low Acid copper Baths”, filed on Mar. 26, 2002, which is incorporated herein by reference in its entirety.
- the plating current for three-component chemistries is typically direct (or non-pulsed).
- An optional nucleation or “seed” layer may be deposited on the barrier layer to improve nucleation of subsequent materials, such as the deposition of the conductive layer in the feature definitions.
- the seed layer is typically made of a conductive material, such a copper seed layer for a copper material deposition.
- a substrate with or without a patterned dielectric layer of Si/SiO 2 thereon receives a conformal TaN/Ta barrier layer having a thickness about 250 ⁇ (or less depending upon the implementation) and a copper seed layer having a thickness of up to about 1500 ⁇ (generally between about 200 ⁇ and about 700 ⁇ ) deposited on the substrate using a PVD Self Ionized Plasma (SIP) technique.
- Plating may be, for example, carried out on the Applied Materials iECP tool.
- the temperature of the electrochemical plating bath may be maintained constant at 20° C. throughout the plating process.
- the current density may be varied between about 1.0 mA/cm 2 and about 40.0 mA/cm 2 and the plating rotation speed may be varied between 1 rpm, and about 50 rpm. Further, for all of the embodiments of the invention presented herein, the current density may be between about 10 mA/cm 2 or between about 10 mA/cm 2 and about 25 mA/cm 2 , for example.
- the rotation rates for the embodiments of the invention presented here may be between about 1 and about 50 rpm, or more particularly, between about 20 and about 50 rpm.
- a typical plating cell includes an anode assembly and a substrate rotation assembly. Electrolyte is introduced from the bottom of the cell and travels around or through the anode. This flow of electrolyte is modulated into a laminar flow toward the substrate to be plated. Upon immersion of the substrate, a boundary layer is formed at the interface of the substrate and the electrolyte.
- the boundary layer which provides the source of plating material to the substrate, can be modulated by the substrate rotation speed, plating bath temperature (diffusion coefficient), and the constituents of the bath that effect viscosity.
- the bath constituents are optimized for gap filling, the species incorporated into the plated copper film generally depend on current density, rotation speed, and the electrolyte flow rate.
- FIG. 3 illustrates the sheet resistance, measured by a four-point probe, as it depends upon current density and substrate rotation speeds, with an one-minute post anneal at 235° C. for 1 ⁇ m plated copper film deposited by a three-component chemistry.
- the result indicates lower sheet resistance for films deposited at lower substrate rotation speeds.
- the results indicate that lower substrate rotation speeds (less agitation) produce films with larger grain size.
- the results also indicate that films deposited at higher current densities have lower sheet resistance and larger grain size.
- FIGS. 4A and 4B illustrate the variation of film stress of as-deposited (FIG. 4A) and post-anneal (FIG. 4B) 1 ⁇ m copper films with various current densities and various substrate rotation speeds.
- the annealing was performed at 250° C. for 30 seconds.
- the lower rotation as-deposited and annealed films exhibit lower stress than those deposited at higher rotation speeds.
- Films deposited at lower current densities exhibit significantly lower stress than films deposited at higher current densities.
- Annealed films deposited at lower rotation speeds exhibit lower stress, and current density does not show significant influence on after anneal film stress characteristics.
- the ratio of post-anneal film stress to pre-anneal film stress reflects stress relaxation as a result of grain growth.
- the low ratio reflects less grain growth and large as-deposited grain size.
- the ratios are lowest for high current density and low rotation speed, which means that high current density and low rotation speed provide copper films with larger grains. This finding is consistent with the conclusion drawn from sheet resistance study demonstrated in FIG. 3.
- the sheet resistance of the films of the invention will be between less than about 16.5 ⁇ 10 ⁇ 2 Ohms/cm 2 , and more particularly the sheet resistance may be between about 15.25 ⁇ 10 ⁇ 2 Ohms/cm 2 and about 16.25 ⁇ 10 ⁇ 2 Ohms/cm 2 , or between about 10.5 ⁇ 10 ⁇ 2 Ohms/cm 2 and about 16.25 ⁇ 10 ⁇ 2 Ohms/cm 2 .
- the ratio of pre-anneal stress to post anneal stress will generally be less than 12, and more particularly, less than about 6.
- the pre-anneal stress of the films of the invention is generally less than 90 Mpa.
- Table 1 shows the stress relaxation of 1 ⁇ m plated copper films with two and three component chemistries.
- the ratio of post-anneal film stress to pre-anneal film stress indicates a change by a factor of eleven for films deposited with pulse plating and by a factor of eight for DC plated films with two-component chemistries. Pulse plated films appears to provide smaller grain size compared to DC plated films.
- the post-anneal stress of films deposited with three-component chemistries exhibits a change by a factor of five, which indicates a larger grain size for three-component chemistries compared to two-component chemistries.
- FIGS. 5A, 5B, 5 C, 5 D and 5 E illustrate the current density and substrate rotation speed dependence on incorporation of various elements, such as carbon (FIG. 5A), sulfur (FIG. 5B), nitrogen (FIG. 5C), oxygen (FIG. 5D) and chlorine (FIG. 5D), in three-component chemistry plated copper films as estimated from SIMS. It has been observed that, in general, increasing current density or decreasing rotation speed decreases the concentration of these elements in the films. However, the effects of rotation speed and current density on nitrogen concentration are not as straightforward.
- Incorporation in films is controlled by the changes in adsorption or desorption of the breakdown/oxidized species of the additives.
- additive breakdown at the cathode and the respective byproducts do not exhibit similar adsorption as parent species, and are therefore, fed back into the plating baths.
- This may lead to an increase in the total organic concentration (TOC) level of the bath, but generally does not lead to a significant variation in the concentration of the impurities in the films with bath aging.
- the TOC levels are typically controlled by a bleed/feed mechanism, so as not to have any impact on gap-fill.
- the SIMS data presented was measured at the same depths in the bulk of the film.
- impurity concentration such as carbon ⁇ 50 ⁇ 10 18 atoms/cm 3 , sulfur ⁇ 8 ⁇ 10 18 atoms/cm 3 , nitrogen ⁇ 25 ⁇ 10 18 atoms/cm 3 , oxygen ⁇ 9 ⁇ 10 18 atoms/cm 3 , chlorine ⁇ 20 ⁇ 10 18 atoms/cm 3 , since impurities (point defects) tend to move under EM stress and increase EM failure.
- FIG. 6 shows the activation energy plot of electromigration median time to failure (T50) for 0.22 ⁇ m Via-M2-Via structures, with a failure criterion of 2% change in via resistance, as a function of temperature.
- the test temperatures were in the range of 250-350° C. with an electromigration stress current density of 1E6 A/cm 2 in via.
- the result indicates activation energy of about 0.9 eV for both two-component and three-component chemistries.
- Three-component chemistries give higher T50 (median time to fail) than two-component chemistries.
- Another EM test, resistance rise is illustrated in FIG. 7.
- the resistance rise is very small for copper plated by three-component chemistries, which indicates a very low rate of void formation and/or microstructural changes and good electromigration resistance of the copper film.
- 2% rise as the failure criteria catches resistance spikes that may heal by a void-repair mechanism. This test magnified time to fail and allows gathering electromigration results in shorter time frame and in larger number of samples.
- the intrinsic stress, as a result of different impurity concentration in the film as well as the grain structure of the films account for the difference in electromigration resistance rise performance.
- An electromigration resistant copper film is defined as a copper film having a mean time to failure of greater than 10 for the electromigration stress on a 0.22 ⁇ m Via-M2-Via structure with a failure criteria of 2% change in the via resistance. Further, an electromigration resistant film may generally be characterized by the fact that median decay time is at least ten years when operating at a standard operating temperature (generally approximately 100° C.) at a current density of about 1 MA/cm 2 to about 4 MA/cm 2 . Two-component chemistries films showed a higher stress relaxation than the three-component chemistries plated films. The higher stress change, with resultant relief through strain, may lead to micro-void formation and results in poorer electromigration performance noted here.
- Void free gap-fill depends on the build-up of an optimum concentration gradient of organic species inside the features, the current density at which the plating is carried out, and the plating cell electrolyte flow dynamics in the proximity of the substrate.
- the electroplating bath prepared at optimum concentrations of organic and inorganic additives (three-component chemistries)
- a complete fill on vias of feature size 0.14 ⁇ m ⁇ 1 ⁇ m was achieved, as shown in FIG. 8, using current density less than about 15 mA/cm 2 and rotation speed between about 1 rpm and about 50 rpm. It has been observed that at current densities greater than about 15 mA/cm2, copper deposits rapidly, not allowing establishment of a concentration gradient of organic molecules. This leads to void formation, and therefore, to achieve gap fill at high aspect ratio, the current density should be kept below about 15 mA/cm 2 .
Abstract
Embodiments of the invention provide a method of plating a copper film on a substrate in an electrochemical plating apparatus. The method includes positioning a substrate in an electrolyte solution, applying a current between the substrate and an anode to generate a current density of between about 10 mA/cm2 and about 40 mA/cm2 on the substrate surface, rotating the, substrate at a rotational speed of between about 20 rpm and about 50 rpm, and plating a copper film having a sheet resistance of less than about 16.5×10−2 Ohms/cm2. Embodiments of the invention further provide a copper film plated onto a semiconductor substrate, wherein the film has improved electromigration and stress characteristics
Description
- This application claims benefit of U.S. provisional patent application serial No. 60/355,419 filed Feb. 5, 2002, which is herein incorporated by reference.
- 1. Field of the Invention
- Embodiments of the invention generally relate to a method for depositing a copper film on a substrate by an electrochemical plating technique.
- 1. Description of the Related Art
- Reliably producing sub-quarter micron and smaller features is one of the key technologies for the next generation of very large scale integration (VLSI) and ultra large-scale integration (ULSI) of semiconductor devices. However, as the limits of circuit technology are pushed, the shrinking dimensions of interconnects in VLSI and ULSI technology have placed additional demands on the processing capabilities. Reliable formation of these interconnects is important to VLSI and ULSI success and to the continued effort to increase circuit density and quality of individual substrates and die. Interconnects and multilevel interconnects are generally formed using sequential material deposition and material removal techniques of conducting, semiconducting, and dielectric materials, on a substrate surface to form features thereon.
- One material of choice for use in forming ULSI interconnects that provides the conductive pathway in integrated circuits and other electronic devices is copper. Copper is a material having advantageous properties, such as lower resistance and better electromigration performance, compared to traditional materials, such as aluminum. Currently, copper and its alloys have become the metals of choice for sub-quarter-micron interconnect technology because copper has a lower resistivity than aluminum, (1.7 μΩ-cm compared to 3.1 μΩ-cm for aluminum), a higher current carrying capacity, and significantly higher electromigration resistance. These characteristics are important for supporting the higher current densities experienced at high levels of integration and increased device speed. Further, copper has a good thermal conductivity and is available in a highly pure state.
- Electrochemical plating is generally accepted today as a preferred method of depositing copper for interconnect applications in the 0.13 μm generation of integrated circuits, and is being evaluated for extension to future generations of devices. Typically, electroplating solutions consist of: copper sulfate solutions, sulfuric acid to change the acidity (or pH) of the plating solution, copper chloride for nucleation of suppressor molecules, and additives to aid in depositing copper on the surface of a substrate and in filling sub micron sized features, e.g., vias and interconnects. The additives may include any combination of, but not limited to, levelers, brighteners or accelerators, inhibitors, suppressors, enhancers, and surfactants. The additives are often organic molecules that adsorb onto the surface of the substrate. Suppressors inhibit or reduce copper deposition in the adsorbed areas, while accelerators enhance growth in the adsorbed areas. Levelers improve deposition thickness uniformity.
- While the overall yield with copper interconnects depends on several key items, such as the type of barrier/seed, quality of the fill, or other upstream and downstream processes, the intrinsic properties of the plated film contribute largely to the reliability of the interconnect structure. Electromigration-induced failure is one of the most important modes of reliability failure in metal lines in VLSI circuits. Electromigration leads to a transport and accumulation of metal in the direction of electron flow, resulting in discontinuities in the metal lines. The directional mobility of atoms is enhanced by the presence of grain boundaries and impurity in metal films. Electromigration is affected by the metal grain size, film stress and trapped contamination (point defects). Larger grain size generally resists electromigration, while trapped contaminants facilitate electromigration failure. The mismatch of film stress between copper and dielectric films, underneath and above, could result in stress voiding. Film stress, grain size and trapped contamination, are modulated by plating parameters, such as plating current density, substrate rotation speed, electrolyte (or plating solution) flow rates and the type of plating waveform.
- Despite its significantly higher electromigration resistance compared to aluminum, there is an ongoing need to provide methods for improving electromigration resistance in copper interconnects. Consequently, there is a need for methods of electrochemical deposition of copper films on substrate surfaces and in substrate structures with reduced or minimal electromigration and improved electrical and mechanical properties.
- The invention described herein generally relates to a method of electrochemical plating metal, such as copper, onto substrates by controlling depositing parameters, such as plating current density and substrate rotation speed. Controlling the deposition parameters of the deposited material allows control of the intrinsic properties and reliability characteristics of deposited layers.
- Embodiments of the invention provide a method of plating a copper film on a substrate in an electrochemical plating apparatus. The method includes positioning a substrate in an electrolyte solution, applying a current between the substrate and an anode to generate a current density of between about 10 mA/cm2 and about 40 mA/cm2 on the substrate surface, rotating the substrate at a rotational speed of between about 20 rpm and about 50 rpm, and plating a copper film having a sheet resistance of less than about 16.5×10−2 Ohms/cm2. Embodiments of the invention further provide a copper film plated onto a semiconductor substrate, wherein the film has improved electromigration and stress characteristics
- Embodiments of the invention may further provide a copper film having a sheet resistance of between about 10.5×10−2 Ohms/cm2 and about 16.5×10−2 Ohms/cm2 formed onto a semiconductor substrate via an electrochemical deposition process, wherein the process includes applying a current density to the substrate surface of between about 15 mA/cm2 and about 30 mA/cm2 during the process and rotating the substrate at between about 10 rpm and about 25 rpm during the process.
- Embodiments of the invention further provide a copper layer formed on a semiconductor substrate, wherein the copper layer has a sheet resistance of between about 15.5×10−2 Ohms/cm2 and about 16.5×10−2 Ohms/cm2, a pre-anneal stress of less than about 90 Mpa, and a post anneal: pre-anneal stress ratio of less than about 6.
- So that the manner in which the features of the invention described herein are attained and can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.
- FIG. 1 is a schematic cross sectional view of an apparatus capable of performing the processes described herein.
- FIG. 2 is a schematic cross sectional view of a copper wire.
- FIG. 3 is a plot of Sheet resistance (Rs) dependence on substrate rotation speed and current density for samples anneal at 235° C. for one minute.
- FIGS. 4A and 4B are plots of Film Stress dependence on substrate rotation speed and current density before (4A) and after (4B) anneal at 250° C. for 30 seconds.
- FIGS.5A-5E are plots of dependence of Impurity (carbon, sulfur, nitrogen, oxygen and chlorine) concentration in plated copper film on substrate rotation speed and current density.
- FIG. 6 is an electromigration activation energy plot for two-components and three-components chemistries.
- FIG. 7 is a plot of Resistance rise for electromigration test samples, processed by two-components and three-components chemistries, stressed at 300° C.
- FIG. 8 is a SEM cross sectional diagram of via fill on features of size 0.14 μm×1 μm.
- Aspects of the invention described herein generally relate to depositing material on a substrate surface by an electrochemical plating technique. The words and phrases used herein should be given their ordinary and customary meaning in the art by one skilled in the art, unless otherwise further defined. Embodiments of the invention may be practiced using a variety of apparatuses suitable for forming electroplated copper layers. One example of an electroplating apparatus is an Electra™ ECP system, which is available either as a stand-alone electroplating system or as part of an integrated processing system known as iECP™, both of which are available from Applied Materials, Inc., of Santa Clara, Calif. Details of an integrated processing system have been disclosed in commonly assigned U.S. Pat. No. 6,136,163, entitled “Apparatus for Electrochemical Deposition with Thermal Anneal chamber”, issued on Oct. 24, 2000, and U.S. Pat. No. 6,261,433, entitled “Electro-Chemical Deposition System and Method of Electroplating on Substrate”, issued on Jul.17, 2001. Both of the aforementioned patents are incorporated herein by reference in their entireties. Although the invention is described with respect to an Electra™ ECP processing chamber, any chamber, cell, or apparatus capable of electrochemically plating a material on a substrate can be used to advantage.
- FIG. 1 illustrates a cross sectional view of an exemplary
electroplating cell 100 of the present invention. Theexemplary processing cell 100 generally includes ahead assembly 110, aprocess kit 120, and an electrolyte (or electroplating solution)basin 140. Thebasin 140 may be secured onto the body 142 of themainframe 114 over an opening 143 that defines a location for placement of theprocess kit 120. Thebasin 140 generally includes an inner wall 146, an outer wall 148, and a bottom 147 connecting the respective walls. A fluid inlet 210 maybe disposed through the bottom of thebasin 140 so that the electrolyte may enter the electroplating cell. An electrolyte drain 149 is positioned to receive overflow from a weir of thebasin 140 and is connected to the electrolyte replenishing system (not shown). - The
head assembly 110 is mounted onto a head assembly frame 152. A mounting post 154 is mounted onto the body 142, and the cantilever arm 156 extends laterally from an upper portion of the mounting post 154. Preferably, the mounting post 154 provides rotational movement with respect to a vertical axis along the mounting post to allow rotation of thehead assembly 110. Thehead assembly 110 generally includes a substrate holder assembly 150 and a substrate assembly actuator 158. The substrate holder assembly 150 generally includes asubstrate holder 164 and acathode contact ring 166. Thehead assembly 110 is generally adapted to rotate the substrate at between about 5 and about 500 rpm in an electrolyte solution disposed in the cell. - The substrate holder assembly150 is positioned above the
process kit 120. Theprocess kit 120 generally includes a bowl 130, acontainer body 172, and ananode assembly 174. Thecontainer body 172 is preferably sized and adapted to conform to the substrate surface and the shape of a substrate being processed through the system, typically circular or rectangular in shape. Theanode assembly 174 includes a soluble metal 196, disposed in an anode enclosure 194, and an anode contact 198. The anode contact 198 is inserted through the anode enclosure 194 to provide electrical connection to the soluble metal 196 from a power supply. The anode electrical contact 198 extends through the bowl 130 and is connected to an electrical power supply. A power source is coupled to the process cell to provide power between the substrate and anode to generate a current density between the substrate and the anode between about 1 mA/cm2 and about 100 mA/cm2 over the substrate surface. - Embodiments of the invention may be practiced using different copper plating baths. In general, aside from a copper-containing electrolyte, a copper-electroplating bath also generally contains additives, such as suppressors, accelerators, and levelers. Examples of copper plating baths include two-component chemistries and three-component chemistries. Two-component chemistries refer to copper-electroplating baths that contain suppressors and accelerators (no levelers) as additives. Its' chemistry and process are described in commonly assigned and pending U.S. patent application Ser. No. 09/810,677, entitled “Method of Forming Copper Interconnects”, filed on Mar. 15, 2001, which is incorporated herein by reference in its entirety. The plating current for two-component chemistries can either be direct or pulsed. Three-component chemistries refer to baths that contain suppressors, accelerators, and levelers. Its' chemistry and process are described in commonly assigned and pending U.S. patent application Ser. No. 10/109,560, entitled “Process Window for Gap-Fill on Very High Aspect Ratio Structures Using Additives in Low Acid copper Baths”, filed on Mar. 26, 2002, which is incorporated herein by reference in its entirety. The plating current for three-component chemistries is typically direct (or non-pulsed).
- Copper interconnect processing includes etching a feature definition in a dielectric material, depositing a barrier layer in the feature definition, depositing an optional seed layer, and depositing a conductive material by an electroplating process to fill the feature definition. Feature definitions are generally formed in the dielectric material by conventional photolithographic and etching techniques. Examples of feature definitions include damascene and dual damascene structures. FIG. 2 shows a schematic cross section of a copper wire. The dielectric material may include any of various dielectric materials that may be employed in the manufacture of semiconductor devices. The barrier layer is used to prevent interlayer diffusion between the conductive material and the underlying dielectric material. The barrier layer is preferably deposited to a thickness between about 250 Å and about 1500 Å. An optional nucleation or “seed” layer may be deposited on the barrier layer to improve nucleation of subsequent materials, such as the deposition of the conductive layer in the feature definitions. The seed layer is typically made of a conductive material, such a copper seed layer for a copper material deposition.
- In one exemplary embodiment of the invention, a substrate with or without a patterned dielectric layer of Si/SiO2 thereon, receives a conformal TaN/Ta barrier layer having a thickness about 250 Å (or less depending upon the implementation) and a copper seed layer having a thickness of up to about 1500 Å (generally between about 200 Å and about 700 Å) deposited on the substrate using a PVD Self Ionized Plasma (SIP) technique. Plating may be, for example, carried out on the Applied Materials iECP tool. The temperature of the electrochemical plating bath may be maintained constant at 20° C. throughout the plating process. The current density may be varied between about 1.0 mA/cm2 and about 40.0 mA/cm2 and the plating rotation speed may be varied between 1 rpm, and about 50 rpm. Further, for all of the embodiments of the invention presented herein, the current density may be between about 10 mA/cm2 or between about 10 mA/cm2 and about 25 mA/cm2, for example. The rotation rates for the embodiments of the invention presented here may be between about 1 and about 50 rpm, or more particularly, between about 20 and about 50 rpm.
- A typical plating cell includes an anode assembly and a substrate rotation assembly. Electrolyte is introduced from the bottom of the cell and travels around or through the anode. This flow of electrolyte is modulated into a laminar flow toward the substrate to be plated. Upon immersion of the substrate, a boundary layer is formed at the interface of the substrate and the electrolyte. The boundary layer thickness can be expressed as δ=1.61ω−1/2γ1/6D1/3 where, δ is the thickness of the boundary layer, ω is the rotational speed, γ is the coefficient of viscosity, and D is the coefficient of diffusion. This relationship indicates that the boundary layer, which provides the source of plating material to the substrate, can be modulated by the substrate rotation speed, plating bath temperature (diffusion coefficient), and the constituents of the bath that effect viscosity. Once the bath constituents are optimized for gap filling, the species incorporated into the plated copper film generally depend on current density, rotation speed, and the electrolyte flow rate.
- FIG. 3 illustrates the sheet resistance, measured by a four-point probe, as it depends upon current density and substrate rotation speeds, with an one-minute post anneal at 235° C. for 1 μm plated copper film deposited by a three-component chemistry. The result indicates lower sheet resistance for films deposited at lower substrate rotation speeds. The results indicate that lower substrate rotation speeds (less agitation) produce films with larger grain size. The results also indicate that films deposited at higher current densities have lower sheet resistance and larger grain size.
- FIGS. 4A and 4B illustrate the variation of film stress of as-deposited (FIG. 4A) and post-anneal (FIG. 4B) 1 μm copper films with various current densities and various substrate rotation speeds. The annealing was performed at 250° C. for 30 seconds. The lower rotation as-deposited and annealed films exhibit lower stress than those deposited at higher rotation speeds. Films deposited at lower current densities exhibit significantly lower stress than films deposited at higher current densities. Annealed films deposited at lower rotation speeds exhibit lower stress, and current density does not show significant influence on after anneal film stress characteristics. The ratio of post-anneal film stress to pre-anneal film stress reflects stress relaxation as a result of grain growth. The low ratio reflects less grain growth and large as-deposited grain size. The ratios are lowest for high current density and low rotation speed, which means that high current density and low rotation speed provide copper films with larger grains. This finding is consistent with the conclusion drawn from sheet resistance study demonstrated in FIG. 3. Generally the sheet resistance of the films of the invention will be between less than about 16.5×10−2 Ohms/cm2, and more particularly the sheet resistance may be between about 15.25×10−2 Ohms/cm2 and about 16.25×10−2 Ohms/cm2, or between about 10.5×10−2 Ohms/cm2 and about 16.25×10−2 Ohms/cm2. ,Further, the ratio of pre-anneal stress to post anneal stress will generally be less than 12, and more particularly, less than about 6. The pre-anneal stress of the films of the invention is generally less than 90 Mpa.
- Table 1 shows the stress relaxation of 1 μm plated copper films with two and three component chemistries. The ratio of post-anneal film stress to pre-anneal film stress indicates a change by a factor of eleven for films deposited with pulse plating and by a factor of eight for DC plated films with two-component chemistries. Pulse plated films appears to provide smaller grain size compared to DC plated films. The post-anneal stress of films deposited with three-component chemistries exhibits a change by a factor of five, which indicates a larger grain size for three-component chemistries compared to two-component chemistries. In general, it's desirable to have a low ratio of post-anneal film stress to pre-anneal film stress, such as a ratio <12, since the low ratio reflects less grain growth and large as-deposited grain size.
TABLE 1 Stress measurements of plated Cu film (1 μm) under various electroplating conditions. Two- Two- components components Pulse Plating DC Three-components (MPa) Plating (MPa) DC Plating (MPa) As deposited 28.31 36.14 61.6 Post Anneal 331.5 296.4 322 (250° C., 30 sec) - The sheet resistance and resistivity of the metal depends on grain size, impurity incorporation, etc., which in turn influences stress relaxation mechanisms. FIGS. 5A, 5B,5C, 5D and 5E illustrate the current density and substrate rotation speed dependence on incorporation of various elements, such as carbon (FIG. 5A), sulfur (FIG. 5B), nitrogen (FIG. 5C), oxygen (FIG. 5D) and chlorine (FIG. 5D), in three-component chemistry plated copper films as estimated from SIMS. It has been observed that, in general, increasing current density or decreasing rotation speed decreases the concentration of these elements in the films. However, the effects of rotation speed and current density on nitrogen concentration are not as straightforward. Incorporation in films is controlled by the changes in adsorption or desorption of the breakdown/oxidized species of the additives. In general additive breakdown at the cathode and the respective byproducts do not exhibit similar adsorption as parent species, and are therefore, fed back into the plating baths. This may lead to an increase in the total organic concentration (TOC) level of the bath, but generally does not lead to a significant variation in the concentration of the impurities in the films with bath aging. The TOC levels are typically controlled by a bleed/feed mechanism, so as not to have any impact on gap-fill. The SIMS data presented was measured at the same depths in the bulk of the film. In general, it's desirable to have low impurity concentration, such as carbon <50×1018 atoms/cm3, sulfur <8×1018 atoms/cm3, nitrogen <25×1018 atoms/cm3, oxygen <9×1018 atoms/cm3, chlorine <20×1018 atoms/cm3, since impurities (point defects) tend to move under EM stress and increase EM failure.
- FIG. 6 shows the activation energy plot of electromigration median time to failure (T50) for 0.22 μm Via-M2-Via structures, with a failure criterion of 2% change in via resistance, as a function of temperature. The test temperatures were in the range of 250-350° C. with an electromigration stress current density of 1E6 A/cm2 in via. The result indicates activation energy of about 0.9 eV for both two-component and three-component chemistries. Three-component chemistries give higher T50 (median time to fail) than two-component chemistries. Another EM test, resistance rise, is illustrated in FIG. 7. The resistance rise is very small for copper plated by three-component chemistries, which indicates a very low rate of void formation and/or microstructural changes and good electromigration resistance of the copper film. Using 2% rise as the failure criteria catches resistance spikes that may heal by a void-repair mechanism. This test magnified time to fail and allows gathering electromigration results in shorter time frame and in larger number of samples. The intrinsic stress, as a result of different impurity concentration in the film as well as the grain structure of the films account for the difference in electromigration resistance rise performance. An electromigration resistant copper film is defined as a copper film having a mean time to failure of greater than 10 for the electromigration stress on a 0.22 μm Via-M2-Via structure with a failure criteria of 2% change in the via resistance. Further, an electromigration resistant film may generally be characterized by the fact that median decay time is at least ten years when operating at a standard operating temperature (generally approximately 100° C.) at a current density of about 1 MA/cm2 to about 4 MA/cm2. Two-component chemistries films showed a higher stress relaxation than the three-component chemistries plated films. The higher stress change, with resultant relief through strain, may lead to micro-void formation and results in poorer electromigration performance noted here.
- Void free gap-fill depends on the build-up of an optimum concentration gradient of organic species inside the features, the current density at which the plating is carried out, and the plating cell electrolyte flow dynamics in the proximity of the substrate. With the electroplating bath prepared at optimum concentrations of organic and inorganic additives (three-component chemistries), a complete fill on vias of feature size 0.14 μm×1 μm was achieved, as shown in FIG. 8, using current density less than about 15 mA/cm2 and rotation speed between about 1 rpm and about 50 rpm. It has been observed that at current densities greater than about 15 mA/cm2, copper deposits rapidly, not allowing establishment of a concentration gradient of organic molecules. This leads to void formation, and therefore, to achieve gap fill at high aspect ratio, the current density should be kept below about 15 mA/cm2.
- With the current trends of shrinking device dimensions, lower plating current densities (≦about 15 mA/cm2) are preferred for void free filling of the features. Stress and impurity concentrations together with the reliability data show that to achieve better reliability, the preferred process regime should be a combination of lower current densities with low rotation speeds. The best result is achieved for copper film deposited at a combination of current density between about 1 mA/cm2 and about 10 mA/cm2 with rotation speed between about 1 rpm and about 10 rpm.
- While the foregoing is directed to embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.
Claims (23)
1. A method of plating a copper film on a substrate in an electrochemical plating apparatus, comprising:
positioning a substrate in an electrolyte solution;
applying a current between the substrate and an anode to generate a current density of between about 10 mA/cm2 and about 40 mA/cm2 on the substrate surface;
rotating the substrate at a rotational speed of between about 20 rpm and about 50 rpm; and
plating a copper film having a sheet resistance of less than about 16.5×10−2 Ohms/cm2.
2. The method of claim 1 , wherein the sheet resistance is between about 15.25×10−2 Ohms/cm2 and about 16.25×10−2 Ohms/cm2.
3. The method of claim 1 , wherein the copper film has a pre-anneal stress of less than about 90 Mpa.
4. The method of claim 1 , wherein the copper film has post anneal:pre-anneal stress ratio of less than about 6.
5. The method of claim 1 , wherein the copper film has a sulfur concentration of less than about 8×1018 atoms/cm3.
6. The method of claim 1 , wherein the copper film has a nitrogen concentration of less than about 25×1018 atoms/cm3.
7. The method of claim 1 , wherein the copper film has an oxygen concentration of less than about 9×1018 atoms/cm3.
8. The method of claim 1 , wherein the copper film has a chlorine concentration of less than about 20×1018 atoms/cm3.
9. The method of claim 1 , wherein the copper film has a carbon concentration of less than about 50×1018 atoms/cm3.
10. The method of claim 2 , wherein the copper film has a sulfur concentration of less than about 8×1018 atoms/cm3, a nitrogen concentration of less than about 25×1018 atoms/cm3, an oxygen concentration of less than about 9×1018 atoms/cm3, a chlorine concentration of less than about 20×1018 atoms/cm3, and a carbon concentration of less than about 50×1018 atoms/cm3.
11. The method of claim 2 , wherein the current density is between about 15 mA/cm2 and about 30 mA/cm2, and the rotational speed is between about 5 rpm and about 20 rpm.
12. A copper film having a sheet resistance of between about 10.5×10−2 Ohms/cm2 and about 16.5×10−2 Ohms/cm2 formed onto a semiconductor substrate via an electrochemical deposition process, wherein the process includes applying a current density to the substrate surface of between about 15 mA/cm2 and about 30 mA/cm2 during the process and rotating the substrate at between about 10 rpm and about 25 rpm during the process.
13. The copper film of claim 12 , wherein the copper film comprises a sulfur concentration of less than about 8×1018 atoms/cm3.
14. The copper film of claim 12 , wherein the copper film comprises a nitrogen concentration of less than about 25×1018 atoms/cm3.
15. The copper film of claim 12 , wherein the copper film comprises, an oxygen concentration of less than about 9×1018 atoms/cm3.
16. The copper film of claim 12 , wherein the copper film comprises a chlorine concentration of less than about 20×1018 atoms/cm3.
17. The copper film of claim 12 , wherein the copper film has sheet resistance of between about 15.25×10−2 Ohms/cm2 and about 16.25×10−2 Ohms/cm2.
18. The copper film of claim 12 , wherein the copper film has a pre-anneal stress of less than about 90 Mpa.
19. The copper film of claim 12 , wherein the copper film has post anneal: pre-anneal stress ratio of less than about 6.
20. The copper film of claim 19 , wherein the copper film has a sulfur concentration of less than about 8×1018 atoms/cm3, a nitrogen concentration of less than about 25×1018 atoms/cm3, an oxygen concentration of less than about 9×1018 atoms/cm3, a chlorine concentration of less than about 20×1018 atoms/cm3, and a carbon concentration of less than about 50×1018 atoms/cm3.
21. A copper layer formed on a semiconductor substrate, the copper layer comprising:
a sheet resistance of between about 15.5×10−2 Ohms/cm2 and about 16.5×10−2 Ohms/cm2;
a pre-anneal stress of less than about 90 Mpa; and
a post anneal:pre-anneal stress ratio of less than about 6.
22. The copper layer of claim 21 , wherein the copper layer has a sulfur concentration of less than about 8×1018 atoms/cm3, a nitrogen concentration of less than about 25×1018 atoms/cm3, an oxygen concentration of less than about 9×1018 atoms/cm3, a chlorine concentration of less than about 20×1018 atoms/cm3, and a carbon concentration of less than about 50×1018 atoms/cm3.
23. The copper layer of claim 21 , wherein the copper layer is formed by an electrochemical deposition process using a current density of between about 10 mA/cm2 and about 40 mA/cm2 on the substrate surface and a substrate rotation speed of between about 20 rpm and about 50 rpm.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/358,561 US20030146102A1 (en) | 2002-02-05 | 2003-02-05 | Method for forming copper interconnects |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US35541902P | 2002-02-05 | 2002-02-05 | |
US10/358,561 US20030146102A1 (en) | 2002-02-05 | 2003-02-05 | Method for forming copper interconnects |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030146102A1 true US20030146102A1 (en) | 2003-08-07 |
Family
ID=27669228
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/358,561 Abandoned US20030146102A1 (en) | 2002-02-05 | 2003-02-05 | Method for forming copper interconnects |
Country Status (1)
Country | Link |
---|---|
US (1) | US20030146102A1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020102837A1 (en) * | 1998-02-04 | 2002-08-01 | Ritzdorf Thomas L. | Method for filling recessed micro-structures with metallization in the production of a microelectronic device |
US20070170066A1 (en) * | 2006-01-06 | 2007-07-26 | Beaudry Christopher L | Method for planarization during plating |
US20080173547A1 (en) * | 2006-08-17 | 2008-07-24 | Sony Corporation | Method of manufacturing semiconductor device |
US8518817B2 (en) * | 2010-09-22 | 2013-08-27 | International Business Machines Corporation | Method of electrolytic plating and semiconductor device fabrication |
CN104120473A (en) * | 2013-04-24 | 2014-10-29 | 中芯国际集成电路制造(上海)有限公司 | Copper electroplating method |
CN104412720A (en) * | 2012-05-02 | 2015-03-11 | 陶瓷技术有限责任公司 | Method for producing ceramic circuit boards from ceramic substrates having metal-filled vias |
US20220064813A1 (en) * | 2020-08-28 | 2022-03-03 | Suzhou Shinhao Materials Llc | Method of electroplating stress-free copper film |
Citations (82)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2742413A (en) * | 1952-07-05 | 1956-04-17 | Metallic Industry Nv | Bright copper plating bath |
US2882209A (en) * | 1957-05-20 | 1959-04-14 | Udylite Res Corp | Electrodeposition of copper from an acid bath |
US3649509A (en) * | 1969-07-08 | 1972-03-14 | Buckbee Mears Co | Electrodeposition systems |
US3727620A (en) * | 1970-03-18 | 1973-04-17 | Fluoroware Of California Inc | Rinsing and drying device |
US3770598A (en) * | 1972-01-21 | 1973-11-06 | Oxy Metal Finishing Corp | Electrodeposition of copper from acid baths |
US4027686A (en) * | 1973-01-02 | 1977-06-07 | Texas Instruments Incorporated | Method and apparatus for cleaning the surface of a semiconductor slice with a liquid spray of de-ionized water |
US4092176A (en) * | 1975-12-11 | 1978-05-30 | Nippon Electric Co., Ltd. | Apparatus for washing semiconductor wafers |
US4110176A (en) * | 1975-03-11 | 1978-08-29 | Oxy Metal Industries Corporation | Electrodeposition of copper |
US4113492A (en) * | 1976-04-08 | 1978-09-12 | Fuji Photo Film Co., Ltd. | Spin coating process |
US4304641A (en) * | 1980-11-24 | 1981-12-08 | International Business Machines Corporation | Rotary electroplating cell with controlled current distribution |
US4315059A (en) * | 1980-07-18 | 1982-02-09 | The United States Of America As Represented By The United States Department Of Energy | Molten salt lithium cells |
US4326940A (en) * | 1979-05-21 | 1982-04-27 | Rohco Incorporated | Automatic analyzer and control system for electroplating baths |
US4336114A (en) * | 1981-03-26 | 1982-06-22 | Hooker Chemicals & Plastics Corp. | Electrodeposition of bright copper |
US4376685A (en) * | 1981-06-24 | 1983-03-15 | M&T Chemicals Inc. | Acid copper electroplating baths containing brightening and leveling additives |
US4405416A (en) * | 1980-07-18 | 1983-09-20 | Raistrick Ian D | Molten salt lithium cells |
US4428815A (en) * | 1983-04-28 | 1984-01-31 | Western Electric Co., Inc. | Vacuum-type article holder and methods of supportively retaining articles |
US4435266A (en) * | 1981-10-01 | 1984-03-06 | Emi Limited | Electroplating arrangements |
US4489740A (en) * | 1982-12-27 | 1984-12-25 | General Signal Corporation | Disc cleaning machine |
US4510176A (en) * | 1983-09-26 | 1985-04-09 | At&T Bell Laboratories | Removal of coating from periphery of a semiconductor wafer |
US4518678A (en) * | 1983-12-16 | 1985-05-21 | Advanced Micro Devices, Inc. | Selective removal of coating material on a coated substrate |
US4519846A (en) * | 1984-03-08 | 1985-05-28 | Seiichiro Aigo | Process for washing and drying a semiconductor element |
US4693805A (en) * | 1986-02-14 | 1987-09-15 | Boe Limited | Method and apparatus for sputtering a dielectric target or for reactive sputtering |
US4732785A (en) * | 1986-09-26 | 1988-03-22 | Motorola, Inc. | Edge bead removal process for spin on films |
US4789445A (en) * | 1983-05-16 | 1988-12-06 | Asarco Incorporated | Method for the electrodeposition of metals |
US5039381A (en) * | 1989-05-25 | 1991-08-13 | Mullarkey Edward J | Method of electroplating a precious metal on a semiconductor device, integrated circuit or the like |
US5055425A (en) * | 1989-06-01 | 1991-10-08 | Hewlett-Packard Company | Stacked solid via formation in integrated circuit systems |
US5092975A (en) * | 1988-06-14 | 1992-03-03 | Yamaha Corporation | Metal plating apparatus |
US5155336A (en) * | 1990-01-19 | 1992-10-13 | Applied Materials, Inc. | Rapid thermal heating apparatus and method |
US5162260A (en) * | 1989-06-01 | 1992-11-10 | Hewlett-Packard Company | Stacked solid via formation in integrated circuit systems |
US5222310A (en) * | 1990-05-18 | 1993-06-29 | Semitool, Inc. | Single wafer processor with a frame |
US5224504A (en) * | 1988-05-25 | 1993-07-06 | Semitool, Inc. | Single wafer processor |
US5230743A (en) * | 1988-05-25 | 1993-07-27 | Semitool, Inc. | Method for single wafer processing in which a semiconductor wafer is contacted with a fluid |
US5252807A (en) * | 1990-07-02 | 1993-10-12 | George Chizinsky | Heated plate rapid thermal processor |
US5256274A (en) * | 1990-08-01 | 1993-10-26 | Jaime Poris | Selective metal electrodeposition process |
US5281325A (en) * | 1992-07-02 | 1994-01-25 | Berg N Edward | Uniform electroplating of printed circuit boards |
US5290361A (en) * | 1991-01-24 | 1994-03-01 | Wako Pure Chemical Industries, Ltd. | Surface treating cleaning method |
US5316974A (en) * | 1988-12-19 | 1994-05-31 | Texas Instruments Incorporated | Integrated circuit copper metallization process using a lift-off seed layer and a thick-plated conductor layer |
US5328589A (en) * | 1992-12-23 | 1994-07-12 | Enthone-Omi, Inc. | Functional fluid additives for acid copper electroplating baths |
US5349978A (en) * | 1992-06-04 | 1994-09-27 | Tokyo Ohka Kogyo Co., Ltd. | Cleaning device for cleaning planar workpiece |
US5359407A (en) * | 1990-12-28 | 1994-10-25 | Canon Kabushiki Kaisha | Optical scanning apparatus, surface-state inspection apparatus and exposure apparatus |
US5368711A (en) * | 1990-08-01 | 1994-11-29 | Poris; Jaime | Selective metal electrodeposition process and apparatus |
US5377708A (en) * | 1989-03-27 | 1995-01-03 | Semitool, Inc. | Multi-station semiconductor processor with volatilization |
US5429733A (en) * | 1992-05-21 | 1995-07-04 | Electroplating Engineers Of Japan, Ltd. | Plating device for wafer |
US5447615A (en) * | 1994-02-02 | 1995-09-05 | Electroplating Engineers Of Japan Limited | Plating device for wafer |
US5454930A (en) * | 1991-08-15 | 1995-10-03 | Learonal Japan Inc. | Electrolytic copper plating using a reducing agent |
US5516412A (en) * | 1995-05-16 | 1996-05-14 | International Business Machines Corporation | Vertical paddle plating cell |
US5608943A (en) * | 1993-08-23 | 1997-03-11 | Tokyo Electron Limited | Apparatus for removing process liquid |
US5625170A (en) * | 1994-01-18 | 1997-04-29 | Nanometrics Incorporated | Precision weighing to monitor the thickness and uniformity of deposited or etched thin film |
US5651865A (en) * | 1994-06-17 | 1997-07-29 | Eni | Preferential sputtering of insulators from conductive targets |
US5705223A (en) * | 1994-07-26 | 1998-01-06 | International Business Machine Corp. | Method and apparatus for coating a semiconductor wafer |
US5718813A (en) * | 1992-12-30 | 1998-02-17 | Advanced Energy Industries, Inc. | Enhanced reactive DC sputtering system |
US5730890A (en) * | 1990-09-18 | 1998-03-24 | Internationl Business Machines Corporation | Method for conditioning halogenated polymeric materials and structures fabricated therewith |
US5763108A (en) * | 1997-03-05 | 1998-06-09 | Headway Technologies, Inc. | High saturtion magnetization material and magnetic head fabricated therefrom |
US6024857A (en) * | 1997-10-08 | 2000-02-15 | Novellus Systems, Inc. | Electroplating additive for filling sub-micron features |
US6024856A (en) * | 1997-10-10 | 2000-02-15 | Enthone-Omi, Inc. | Copper metallization of silicon wafers using insoluble anodes |
US6074544A (en) * | 1998-07-22 | 2000-06-13 | Novellus Systems, Inc. | Method of electroplating semiconductor wafer using variable currents and mass transfer to obtain uniform plated layer |
US6099702A (en) * | 1998-06-10 | 2000-08-08 | Novellus Systems, Inc. | Electroplating chamber with rotatable wafer holder and pre-wetting and rinsing capability |
US6103085A (en) * | 1998-12-04 | 2000-08-15 | Advanced Micro Devices, Inc. | Electroplating uniformity by diffuser design |
US6103628A (en) * | 1998-12-01 | 2000-08-15 | Nutool, Inc. | Reverse linear polisher with loadable housing |
US6123825A (en) * | 1998-12-02 | 2000-09-26 | International Business Machines Corporation | Electromigration-resistant copper microstructure and process of making |
US6139712A (en) * | 1997-11-13 | 2000-10-31 | Novellus Systems, Inc. | Method of depositing metal layer |
US6176992B1 (en) * | 1998-11-03 | 2001-01-23 | Nutool, Inc. | Method and apparatus for electro-chemical mechanical deposition |
US6251235B1 (en) * | 1999-03-30 | 2001-06-26 | Nutool, Inc. | Apparatus for forming an electrical contact with a semiconductor substrate |
US6251050B1 (en) * | 1992-11-02 | 2001-06-26 | Gary L. Johnston | Standup exercise apparatus |
US6274010B1 (en) * | 1997-10-07 | 2001-08-14 | Process Automation International Limited | Electroplating apparatus |
US6326297B1 (en) * | 1999-09-30 | 2001-12-04 | Novellus Systems, Inc. | Method of making a tungsten nitride barrier layer with improved adhesion and stability using a silicon layer |
US6328872B1 (en) * | 1999-04-03 | 2001-12-11 | Nutool, Inc. | Method and apparatus for plating and polishing a semiconductor substrate |
US20020022363A1 (en) * | 1998-02-04 | 2002-02-21 | Thomas L. Ritzdorf | Method for filling recessed micro-structures with metallization in the production of a microelectronic device |
US6352623B1 (en) * | 1999-12-17 | 2002-03-05 | Nutool, Inc. | Vertically configured chamber used for multiple processes |
US6355153B1 (en) * | 1999-09-17 | 2002-03-12 | Nutool, Inc. | Chip interconnect and packaging deposition methods and structures |
US6368966B1 (en) * | 1998-06-30 | 2002-04-09 | Semitool, Inc. | Metallization structures for microelectronic applications and process for forming the structures |
US6409904B1 (en) * | 1998-12-01 | 2002-06-25 | Nutool, Inc. | Method and apparatus for depositing and controlling the texture of a thin film |
US6413388B1 (en) * | 2000-02-23 | 2002-07-02 | Nutool Inc. | Pad designs and structures for a versatile materials processing apparatus |
US6464571B2 (en) * | 1998-12-01 | 2002-10-15 | Nutool, Inc. | Polishing apparatus and method with belt drive system adapted to extend the lifetime of a refreshing polishing belt provided therein |
US6468139B1 (en) * | 1998-12-01 | 2002-10-22 | Nutool, Inc. | Polishing apparatus and method with a refreshing polishing belt and loadable housing |
US6478936B1 (en) * | 2000-05-11 | 2002-11-12 | Nutool Inc. | Anode assembly for plating and planarizing a conductive layer |
US6482307B2 (en) * | 2000-05-12 | 2002-11-19 | Nutool, Inc. | Method of and apparatus for making electrical contact to wafer surface for full-face electroplating or electropolishing |
US6497800B1 (en) * | 2000-03-17 | 2002-12-24 | Nutool Inc. | Device providing electrical contact to the surface of a semiconductor workpiece during metal plating |
US6514258B1 (en) * | 1998-11-04 | 2003-02-04 | Implant Innovations, Inc. | Penetration limiting stop elements for a drill bit used for bone tissue |
US6534116B2 (en) * | 2000-08-10 | 2003-03-18 | Nutool, Inc. | Plating method and apparatus that creates a differential between additive disposed on a top surface and a cavity surface of a workpiece using an external influence |
US6534404B1 (en) * | 1999-11-24 | 2003-03-18 | Novellus Systems, Inc. | Method of depositing diffusion barrier for copper interconnect in integrated circuit |
US6649038B2 (en) * | 2000-10-13 | 2003-11-18 | Shipley Company, L.L.C. | Electroplating method |
-
2003
- 2003-02-05 US US10/358,561 patent/US20030146102A1/en not_active Abandoned
Patent Citations (92)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2742413A (en) * | 1952-07-05 | 1956-04-17 | Metallic Industry Nv | Bright copper plating bath |
US2882209A (en) * | 1957-05-20 | 1959-04-14 | Udylite Res Corp | Electrodeposition of copper from an acid bath |
US3649509A (en) * | 1969-07-08 | 1972-03-14 | Buckbee Mears Co | Electrodeposition systems |
US3727620A (en) * | 1970-03-18 | 1973-04-17 | Fluoroware Of California Inc | Rinsing and drying device |
US3770598A (en) * | 1972-01-21 | 1973-11-06 | Oxy Metal Finishing Corp | Electrodeposition of copper from acid baths |
US4027686A (en) * | 1973-01-02 | 1977-06-07 | Texas Instruments Incorporated | Method and apparatus for cleaning the surface of a semiconductor slice with a liquid spray of de-ionized water |
US4110176A (en) * | 1975-03-11 | 1978-08-29 | Oxy Metal Industries Corporation | Electrodeposition of copper |
US4092176A (en) * | 1975-12-11 | 1978-05-30 | Nippon Electric Co., Ltd. | Apparatus for washing semiconductor wafers |
US4113492A (en) * | 1976-04-08 | 1978-09-12 | Fuji Photo Film Co., Ltd. | Spin coating process |
US4326940A (en) * | 1979-05-21 | 1982-04-27 | Rohco Incorporated | Automatic analyzer and control system for electroplating baths |
US4315059A (en) * | 1980-07-18 | 1982-02-09 | The United States Of America As Represented By The United States Department Of Energy | Molten salt lithium cells |
US4405416A (en) * | 1980-07-18 | 1983-09-20 | Raistrick Ian D | Molten salt lithium cells |
US4304641A (en) * | 1980-11-24 | 1981-12-08 | International Business Machines Corporation | Rotary electroplating cell with controlled current distribution |
US4336114A (en) * | 1981-03-26 | 1982-06-22 | Hooker Chemicals & Plastics Corp. | Electrodeposition of bright copper |
US4376685A (en) * | 1981-06-24 | 1983-03-15 | M&T Chemicals Inc. | Acid copper electroplating baths containing brightening and leveling additives |
US4435266A (en) * | 1981-10-01 | 1984-03-06 | Emi Limited | Electroplating arrangements |
US4489740A (en) * | 1982-12-27 | 1984-12-25 | General Signal Corporation | Disc cleaning machine |
US4428815A (en) * | 1983-04-28 | 1984-01-31 | Western Electric Co., Inc. | Vacuum-type article holder and methods of supportively retaining articles |
US4789445A (en) * | 1983-05-16 | 1988-12-06 | Asarco Incorporated | Method for the electrodeposition of metals |
US4510176A (en) * | 1983-09-26 | 1985-04-09 | At&T Bell Laboratories | Removal of coating from periphery of a semiconductor wafer |
US4518678A (en) * | 1983-12-16 | 1985-05-21 | Advanced Micro Devices, Inc. | Selective removal of coating material on a coated substrate |
US4519846A (en) * | 1984-03-08 | 1985-05-28 | Seiichiro Aigo | Process for washing and drying a semiconductor element |
US4693805A (en) * | 1986-02-14 | 1987-09-15 | Boe Limited | Method and apparatus for sputtering a dielectric target or for reactive sputtering |
US4732785A (en) * | 1986-09-26 | 1988-03-22 | Motorola, Inc. | Edge bead removal process for spin on films |
US5224504A (en) * | 1988-05-25 | 1993-07-06 | Semitool, Inc. | Single wafer processor |
US5230743A (en) * | 1988-05-25 | 1993-07-27 | Semitool, Inc. | Method for single wafer processing in which a semiconductor wafer is contacted with a fluid |
US5092975A (en) * | 1988-06-14 | 1992-03-03 | Yamaha Corporation | Metal plating apparatus |
US5316974A (en) * | 1988-12-19 | 1994-05-31 | Texas Instruments Incorporated | Integrated circuit copper metallization process using a lift-off seed layer and a thick-plated conductor layer |
US5377708A (en) * | 1989-03-27 | 1995-01-03 | Semitool, Inc. | Multi-station semiconductor processor with volatilization |
US5039381A (en) * | 1989-05-25 | 1991-08-13 | Mullarkey Edward J | Method of electroplating a precious metal on a semiconductor device, integrated circuit or the like |
US5055425A (en) * | 1989-06-01 | 1991-10-08 | Hewlett-Packard Company | Stacked solid via formation in integrated circuit systems |
US5162260A (en) * | 1989-06-01 | 1992-11-10 | Hewlett-Packard Company | Stacked solid via formation in integrated circuit systems |
US5155336A (en) * | 1990-01-19 | 1992-10-13 | Applied Materials, Inc. | Rapid thermal heating apparatus and method |
US5222310A (en) * | 1990-05-18 | 1993-06-29 | Semitool, Inc. | Single wafer processor with a frame |
US5252807A (en) * | 1990-07-02 | 1993-10-12 | George Chizinsky | Heated plate rapid thermal processor |
US5723028A (en) * | 1990-08-01 | 1998-03-03 | Poris; Jaime | Electrodeposition apparatus with virtual anode |
US5368711A (en) * | 1990-08-01 | 1994-11-29 | Poris; Jaime | Selective metal electrodeposition process and apparatus |
US5256274A (en) * | 1990-08-01 | 1993-10-26 | Jaime Poris | Selective metal electrodeposition process |
US5730890A (en) * | 1990-09-18 | 1998-03-24 | Internationl Business Machines Corporation | Method for conditioning halogenated polymeric materials and structures fabricated therewith |
US5359407A (en) * | 1990-12-28 | 1994-10-25 | Canon Kabushiki Kaisha | Optical scanning apparatus, surface-state inspection apparatus and exposure apparatus |
US5290361A (en) * | 1991-01-24 | 1994-03-01 | Wako Pure Chemical Industries, Ltd. | Surface treating cleaning method |
US5454930A (en) * | 1991-08-15 | 1995-10-03 | Learonal Japan Inc. | Electrolytic copper plating using a reducing agent |
US5429733A (en) * | 1992-05-21 | 1995-07-04 | Electroplating Engineers Of Japan, Ltd. | Plating device for wafer |
US5349978A (en) * | 1992-06-04 | 1994-09-27 | Tokyo Ohka Kogyo Co., Ltd. | Cleaning device for cleaning planar workpiece |
US5281325A (en) * | 1992-07-02 | 1994-01-25 | Berg N Edward | Uniform electroplating of printed circuit boards |
US6251050B1 (en) * | 1992-11-02 | 2001-06-26 | Gary L. Johnston | Standup exercise apparatus |
US5328589A (en) * | 1992-12-23 | 1994-07-12 | Enthone-Omi, Inc. | Functional fluid additives for acid copper electroplating baths |
US5718813A (en) * | 1992-12-30 | 1998-02-17 | Advanced Energy Industries, Inc. | Enhanced reactive DC sputtering system |
US5608943A (en) * | 1993-08-23 | 1997-03-11 | Tokyo Electron Limited | Apparatus for removing process liquid |
US5625170A (en) * | 1994-01-18 | 1997-04-29 | Nanometrics Incorporated | Precision weighing to monitor the thickness and uniformity of deposited or etched thin film |
US5447615A (en) * | 1994-02-02 | 1995-09-05 | Electroplating Engineers Of Japan Limited | Plating device for wafer |
US5651865A (en) * | 1994-06-17 | 1997-07-29 | Eni | Preferential sputtering of insulators from conductive targets |
US5705223A (en) * | 1994-07-26 | 1998-01-06 | International Business Machine Corp. | Method and apparatus for coating a semiconductor wafer |
US5516412A (en) * | 1995-05-16 | 1996-05-14 | International Business Machines Corporation | Vertical paddle plating cell |
US5763108A (en) * | 1997-03-05 | 1998-06-09 | Headway Technologies, Inc. | High saturtion magnetization material and magnetic head fabricated therefrom |
US6274010B1 (en) * | 1997-10-07 | 2001-08-14 | Process Automation International Limited | Electroplating apparatus |
US6024857A (en) * | 1997-10-08 | 2000-02-15 | Novellus Systems, Inc. | Electroplating additive for filling sub-micron features |
US6284121B1 (en) * | 1997-10-08 | 2001-09-04 | Novellus Systems, Inc. | Electroplating system including additive for filling sub-micron features |
US6024856A (en) * | 1997-10-10 | 2000-02-15 | Enthone-Omi, Inc. | Copper metallization of silicon wafers using insoluble anodes |
US6436249B1 (en) * | 1997-11-13 | 2002-08-20 | Novellus Systems, Inc. | Clamshell apparatus for electrochemically treating semiconductor wafers |
US6139712A (en) * | 1997-11-13 | 2000-10-31 | Novellus Systems, Inc. | Method of depositing metal layer |
US20020022363A1 (en) * | 1998-02-04 | 2002-02-21 | Thomas L. Ritzdorf | Method for filling recessed micro-structures with metallization in the production of a microelectronic device |
US6099702A (en) * | 1998-06-10 | 2000-08-08 | Novellus Systems, Inc. | Electroplating chamber with rotatable wafer holder and pre-wetting and rinsing capability |
US6214193B1 (en) * | 1998-06-10 | 2001-04-10 | Novellus Systems, Inc. | Electroplating process including pre-wetting and rinsing |
US6368966B1 (en) * | 1998-06-30 | 2002-04-09 | Semitool, Inc. | Metallization structures for microelectronic applications and process for forming the structures |
US6110346A (en) * | 1998-07-22 | 2000-08-29 | Novellus Systems, Inc. | Method of electroplating semicoductor wafer using variable currents and mass transfer to obtain uniform plated layer |
US6162344A (en) * | 1998-07-22 | 2000-12-19 | Novellus Systems, Inc. | Method of electroplating semiconductor wafer using variable currents and mass transfer to obtain uniform plated layer |
US6074544A (en) * | 1998-07-22 | 2000-06-13 | Novellus Systems, Inc. | Method of electroplating semiconductor wafer using variable currents and mass transfer to obtain uniform plated layer |
US6176992B1 (en) * | 1998-11-03 | 2001-01-23 | Nutool, Inc. | Method and apparatus for electro-chemical mechanical deposition |
US6402925B2 (en) * | 1998-11-03 | 2002-06-11 | Nutool, Inc. | Method and apparatus for electrochemical mechanical deposition |
US6514258B1 (en) * | 1998-11-04 | 2003-02-04 | Implant Innovations, Inc. | Penetration limiting stop elements for a drill bit used for bone tissue |
US6409904B1 (en) * | 1998-12-01 | 2002-06-25 | Nutool, Inc. | Method and apparatus for depositing and controlling the texture of a thin film |
US6207572B1 (en) * | 1998-12-01 | 2001-03-27 | Nutool, Inc. | Reverse linear chemical mechanical polisher with loadable housing |
US6468139B1 (en) * | 1998-12-01 | 2002-10-22 | Nutool, Inc. | Polishing apparatus and method with a refreshing polishing belt and loadable housing |
US6103628A (en) * | 1998-12-01 | 2000-08-15 | Nutool, Inc. | Reverse linear polisher with loadable housing |
US6464571B2 (en) * | 1998-12-01 | 2002-10-15 | Nutool, Inc. | Polishing apparatus and method with belt drive system adapted to extend the lifetime of a refreshing polishing belt provided therein |
US6123825A (en) * | 1998-12-02 | 2000-09-26 | International Business Machines Corporation | Electromigration-resistant copper microstructure and process of making |
US6103085A (en) * | 1998-12-04 | 2000-08-15 | Advanced Micro Devices, Inc. | Electroplating uniformity by diffuser design |
US6471847B2 (en) * | 1999-03-30 | 2002-10-29 | Nutool, Inc. | Method for forming an electrical contact with a semiconductor substrate |
US6251235B1 (en) * | 1999-03-30 | 2001-06-26 | Nutool, Inc. | Apparatus for forming an electrical contact with a semiconductor substrate |
US6328872B1 (en) * | 1999-04-03 | 2001-12-11 | Nutool, Inc. | Method and apparatus for plating and polishing a semiconductor substrate |
US6355153B1 (en) * | 1999-09-17 | 2002-03-12 | Nutool, Inc. | Chip interconnect and packaging deposition methods and structures |
US6326297B1 (en) * | 1999-09-30 | 2001-12-04 | Novellus Systems, Inc. | Method of making a tungsten nitride barrier layer with improved adhesion and stability using a silicon layer |
US6534404B1 (en) * | 1999-11-24 | 2003-03-18 | Novellus Systems, Inc. | Method of depositing diffusion barrier for copper interconnect in integrated circuit |
US6352623B1 (en) * | 1999-12-17 | 2002-03-05 | Nutool, Inc. | Vertically configured chamber used for multiple processes |
US6413388B1 (en) * | 2000-02-23 | 2002-07-02 | Nutool Inc. | Pad designs and structures for a versatile materials processing apparatus |
US6413403B1 (en) * | 2000-02-23 | 2002-07-02 | Nutool Inc. | Method and apparatus employing pad designs and structures with improved fluid distribution |
US6497800B1 (en) * | 2000-03-17 | 2002-12-24 | Nutool Inc. | Device providing electrical contact to the surface of a semiconductor workpiece during metal plating |
US6478936B1 (en) * | 2000-05-11 | 2002-11-12 | Nutool Inc. | Anode assembly for plating and planarizing a conductive layer |
US6482307B2 (en) * | 2000-05-12 | 2002-11-19 | Nutool, Inc. | Method of and apparatus for making electrical contact to wafer surface for full-face electroplating or electropolishing |
US6534116B2 (en) * | 2000-08-10 | 2003-03-18 | Nutool, Inc. | Plating method and apparatus that creates a differential between additive disposed on a top surface and a cavity surface of a workpiece using an external influence |
US6649038B2 (en) * | 2000-10-13 | 2003-11-18 | Shipley Company, L.L.C. | Electroplating method |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020102837A1 (en) * | 1998-02-04 | 2002-08-01 | Ritzdorf Thomas L. | Method for filling recessed micro-structures with metallization in the production of a microelectronic device |
US6753251B2 (en) * | 1998-02-04 | 2004-06-22 | Semitool, Inc. | Method for filling recessed micro-structures with metallization in the production of a microelectronic device |
US20070170066A1 (en) * | 2006-01-06 | 2007-07-26 | Beaudry Christopher L | Method for planarization during plating |
US20080173547A1 (en) * | 2006-08-17 | 2008-07-24 | Sony Corporation | Method of manufacturing semiconductor device |
US8518817B2 (en) * | 2010-09-22 | 2013-08-27 | International Business Machines Corporation | Method of electrolytic plating and semiconductor device fabrication |
CN104412720A (en) * | 2012-05-02 | 2015-03-11 | 陶瓷技术有限责任公司 | Method for producing ceramic circuit boards from ceramic substrates having metal-filled vias |
US20150108003A1 (en) * | 2012-05-02 | 2015-04-23 | Ceramtec Gmbh | Method for producing ceramic circuit boards from ceramic substrates having metal-filled vias |
CN104120473A (en) * | 2013-04-24 | 2014-10-29 | 中芯国际集成电路制造(上海)有限公司 | Copper electroplating method |
CN104120473B (en) * | 2013-04-24 | 2016-09-07 | 中芯国际集成电路制造(上海)有限公司 | The method of electro-coppering |
US20220064813A1 (en) * | 2020-08-28 | 2022-03-03 | Suzhou Shinhao Materials Llc | Method of electroplating stress-free copper film |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6806186B2 (en) | Submicron metallization using electrochemical deposition | |
US6399479B1 (en) | Processes to improve electroplating fill | |
US6518184B1 (en) | Enhancement of an interconnect | |
US7405153B2 (en) | Method for direct electroplating of copper onto a non-copper plateable layer | |
US6328871B1 (en) | Barrier layer for electroplating processes | |
US7405157B1 (en) | Methods for the electrochemical deposition of copper onto a barrier layer of a work piece | |
US6368966B1 (en) | Metallization structures for microelectronic applications and process for forming the structures | |
US7316772B2 (en) | Defect reduction in electrodeposited copper for semiconductor applications | |
US20060283716A1 (en) | Method of direct plating of copper on a ruthenium alloy | |
US20070125657A1 (en) | Method of direct plating of copper on a substrate structure | |
US6294467B1 (en) | Process for forming fine wiring | |
US20110147940A1 (en) | Electroless cu plating for enhanced self-forming barrier layers | |
JP2010507263A (en) | Copper deposition to embed features in the fabrication of microelectronic devices | |
JP2008502806A (en) | Barrier layer surface treatment method enabling direct copper plating on barrier metal | |
US20050274622A1 (en) | Plating chemistry and method of single-step electroplating of copper on a barrier metal | |
US20100099252A1 (en) | Methods to completely eliminate or significantly reduce defects in copper metallization in IC manufacturing | |
US20060091551A1 (en) | Differentially metal doped copper damascenes | |
US20030146102A1 (en) | Method for forming copper interconnects | |
US7544281B2 (en) | Uniform current distribution for ECP loading of wafers | |
EP1125007B1 (en) | Submicron metallization using electrochemical deposition | |
US20020079232A1 (en) | Seed layer deposition | |
KR20070031373A (en) | Method of barrier layer surface treatment to enable direct copper plating on barrier metal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: APPLIED MATERIALS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RAMANATHAN, SIVAKAMI;GANDIKOTA, SRINIVAS;PADHI, DEENESH;AND OTHERS;REEL/FRAME:013747/0443 Effective date: 20030204 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |