US20030112038A1 - Adapting vlsi clocking to short term voltage transients - Google Patents
Adapting vlsi clocking to short term voltage transients Download PDFInfo
- Publication number
- US20030112038A1 US20030112038A1 US10/020,114 US2011401A US2003112038A1 US 20030112038 A1 US20030112038 A1 US 20030112038A1 US 2011401 A US2011401 A US 2011401A US 2003112038 A1 US2003112038 A1 US 2003112038A1
- Authority
- US
- United States
- Prior art keywords
- integrated circuit
- voltage droop
- cycle time
- clock
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/30—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
- G06F1/305—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations in the event of power-supply fluctuations
Definitions
- the invention is generally related to very large scale integrated circuits. More particularly, the invention is related to compensating for voltage transients in very large scale integrated circuits.
- VLSI very large scale integrated
- a large transient may occur in the power supply network due to switching events and instantaneous changes in the current function. This change in the current may cause the voltage to vary by a large percentage of the supply. A reduction in the operating voltage due to the change in current is known as a “voltage droop”. Voltage droops may cause delays in circuit operation.
- processors and most VLSI circuits operate at a fixed frequency, such as, for example, 1 GHz. Because of the frequency is fixed, the VLSI circuits should maintain the frequency of operation for the lowest voltage point that may be seen in the circuit. Thus, a voltage droop may require a VLSI circuit to operate at lower frequency than it could support if the frequency were based on the average voltage of operation.
- a method for compensating for voltage droop in an integrated circuit may include detecting a voltage droop in an integrated circuit driven by a clock signal and determining an optimum frequency change to compensate for the voltage droop.
- the method may further include adapting cycle time of the clock signal in an incremental manner to achieve the optimum frequency change.
- the integrated circuit may include a plurality of chip circuits, a clock control system, a clock distribution network including at least one delay element and a voltage droop detector.
- the clock control system may adapt cycle time in the clock distribution network through use of the at least one delay element when a voltage droop is detected.
- FIG. 1 is a schematic diagram illustrating an exemplary embodiment of a clock distribution system
- FIG. 2 is a circuit diagram illustrating an exemplary embodiment of a clock distribution circuit employing principles of an embodiment of the invention
- FIG. 3 is a circuit diagram illustrating one embodiment of a droop indicator for use with the clock distribution circuit of FIG. 2;
- FIG. 4 is a block diagram illustrating one embodiment of a system for compensating for voltage droop in a VLSI circuit
- FIG. 5 is a flow diagram of one embodiment of a process for adapting a VLSI clocking circuit to a voltage droop.
- FIG. 6 is a graphic representation of the operation of an exemplary embodiment of the clock distribution circuit adapting in response to a voltage droop.
- FIG. 1 is a schematic diagram illustrating an exemplary embodiment of a clock distribution system.
- the clock distribution system 100 is a typical clock distribution system for a VLSI circuit.
- the system 100 may include a central primary buffer 101 , at least one second level control buffer (“SLCB”) 102 , and quadrant repeaters 103 .
- SLCB second level control buffer
- quadrant repeaters 103 quadrant repeaters
- the buffer 101 initiates the clock distribution which proceeds along matched delay paths to the four quadrant repeaters 103 .
- Each of these quadrant repeaters 103 includes a matched route out to a number of SLCBs 102 which provide the final level of buffering before contact with the local clock gating circuits.
- the span across this distribution is approximately 14 mm ⁇ 18 mm. This is enough distance to accumulate large voltage differentials across a VLSI chip with transfer times of at least a nanosecond, which is larger than the clock cycle for high speed microprocessors.
- FIG. 2 is a circuit diagram illustrating an exemplary embodiment of a clock distribution circuit 200 employing principles of an embodiment of the invention.
- the clock distribution circuit 200 may receive a clock signal 220 as an input.
- the clock signal 220 is received by core primary driver 221 which transmits the clock signal to repeaters 203 .
- the repeaters 203 transmit the clock signal to SLCBs 202 .
- SLCBs 202 Although three SLCBs 202 are shown, the clock distribution circuit may include any number of SLCBs.
- Each SLCB 202 may include at least one controllable delay element (not shown). In one embodiment, the controllable delay element(s) of the SLCB 202 may provide delays in the range of 0 to 1 cycle.
- Each SLCB 202 is coupled to a circuitry using the clock signal 220 .
- the circuitry using the clock signal may include gates 225 and latches 227 .
- the clock signal 220 is also forwarded to a phase locked loop 229 , where the signal is taken as the clock feedback, enabling the elimination of the distribution delay from the clock phase.
- FIG. 3 is a circuit diagram illustrating one embodiment of a droop indicator 300 for use with the clock distribution circuit of FIG. 2.
- the droop indicator 300 may detect voltage droop by monitoring the time relative changes of a voltage of operation of the integrated circuit 100 .
- the droop indicator 300 may include an operational amplifier 335 to determine when a voltage droop occurs.
- the operational amplifier 335 may be a subtracting op amp having a positive input and a negative input.
- the operational amplifier 335 receives a voltage signal from a local supply as the first (positive) input 331 and a voltage signal from a reference voltage source as the second (negative) input 333 .
- the output 337 of the operational amplifier 335 may indicate the polarity of a comparison of the first input 331 and the second input 333 (i.e. a high output may indicate input 331 is at a greater voltage potential than input 333 , and a low output may indicate the reverse).
- these voltage droop indicator(s) 300 may be placed around the chip in sufficient quantity to quickly and accurately detect voltage droops that may originate from any circuits on the chip. Since SLCB 102 placements have already been arranged on the chip for the clock distribution and there are typically a large number (32 in FIG. 1), a voltage droop indicator may be included along with each SLCB in one embodiment.
- FIG. 4 is a block diagram illustrating one embodiment of a VLSI clocking adapting system 400 .
- Adapting system 400 may include a droop indicator 402 , a control system 404 and at least one delay element 406 .
- the droop indicator 402 may be similar to the droop indicator 300 described above.
- the control system 404 may be similar to or include the control system for clock distribution circuit 200 .
- Delay element(s) 406 may be or include a switched capacitor element, a current starved inverter, a switchable delay element or any other appropriate delay element that may be used with VLSI clock distribution circuit 200 .
- the droop indicator 402 may detect a droop in the operating voltage of clock distribution circuit 200 .
- the control system 404 may receive the indication of a voltage droop from the droop indicator 402 .
- the control system may determine the optimum frequency to compensate for the voltage droop, and then activate one or more delay elements 406 as described below with respect to processing block 530 of FIG. 5.
- FIG. 5 is a flow diagram of one embodiment of a process for adapting a VLSI clocking circuit to a voltage droop.
- the droop indicator 300 , 402 detects a voltage droop as described above with reference to FIG. 3. Since each droop indicator 300 , 402 is associated with a SLCB 202 , the following process will be performed with reference to the SLCB 202 with which the droop indicator 300 , 402 indicating the droop is associated.
- the control system 404 determines the optimum frequency for the SLCB 202 to operate as a result of the voltage droop. In one embodiment, the control system 404 may determine the optimum frequency change for the clock signal to compensate for the voltage droop.
- the control system 404 adapts the cycle time of the clock signal through the SLCB 202 associated with the droop indicator 300 , 402 indicating the voltage droop.
- the control system 404 uses delay elements 406 to implement changes in cycle time. For example, the control system 404 may add delays to the cycle time using delay elements 406 so that the cycle time of the clock signal through the clock distribution network is increased, thereby producing a temporary frequency reduction.
- the control system 404 may implement the change in frequency incrementally. For example, the control system 404 may increase the cycle time for all chip circuits in a progressive manner using a large range delay line including delay elements 406 . Thus, if the frequency is to be decreased by 1%, the cycle times may be increased by 1%, then 2%, then 3%, etc. to effect the desired decrease in frequency. In one embodiment, the control system 404 may determine the number of cycles the delay lasts based on at least one of the amount of time the voltage droop lasts and the amount of time needed by the phase locked loop (“PLL”), or the source of the clock frequency, to respond to a request to reduce frequency.
- PLL phase locked loop
- either the voltage transient or droop goes away before the delay line range is consumed, or the clock system adjusts the actual clock frequency.
- the temporary decrease in frequency allows the PLL to have enough time to adjust the actual clock frequency if the voltage droop does not go away.
- FIG. 6 is a graphic representation of the operation of an exemplary embodiment of the clock distribution circuit adapting in response to a voltage droop.
- a voltage droop is detected by droop indicator 300 , 402 associated with a SLCB 202 .
- the normal clock signal at this time has a period of T.
- the control system 404 receives indication of the voltage droop at time 642 , the control system 404 determines an optimum frequency change.
- the control system 404 implements the optimum frequency change by progressively increasing the clock cycle time distributed by the SLCB 202 with which the voltage droop indicator 300 , 402 indicating the voltage droop 642 is associated, as shown by signal 646 .
- the clock system adds a delay of ⁇ T to the first cycle after the droop is detected.
- the clock system then continues to add a delay of 2 ⁇ T to the second cycle, and a delay of 3 ⁇ T to the third cycle.
Abstract
Description
- The invention is generally related to very large scale integrated circuits. More particularly, the invention is related to compensating for voltage transients in very large scale integrated circuits.
- As silicon technology is scaled down in integrated circuit (“IC”) design, the voltage at which the integrated circuit operates is also reduced. However, power consumption tends to increase for the scaled down ICs, increasing the current going through the power supply and the power delivery network.
- Because of this large amount of current in integrated circuits, such as, for example, very large scale integrated (“VLSI”) circuits used for microprocessor design, a large transient may occur in the power supply network due to switching events and instantaneous changes in the current function. This change in the current may cause the voltage to vary by a large percentage of the supply. A reduction in the operating voltage due to the change in current is known as a “voltage droop”. Voltage droops may cause delays in circuit operation.
- Traditionally, processors and most VLSI circuits operate at a fixed frequency, such as, for example, 1 GHz. Because of the frequency is fixed, the VLSI circuits should maintain the frequency of operation for the lowest voltage point that may be seen in the circuit. Thus, a voltage droop may require a VLSI circuit to operate at lower frequency than it could support if the frequency were based on the average voltage of operation.
- A method for compensating for voltage droop in an integrated circuit is described. The method may include detecting a voltage droop in an integrated circuit driven by a clock signal and determining an optimum frequency change to compensate for the voltage droop. The method may further include adapting cycle time of the clock signal in an incremental manner to achieve the optimum frequency change.
- An integrated circuit having voltage droop compensation capability is also described. The integrated circuit may include a plurality of chip circuits, a clock control system, a clock distribution network including at least one delay element and a voltage droop detector. In one embodiment, the clock control system may adapt cycle time in the clock distribution network through use of the at least one delay element when a voltage droop is detected.
- The invention is illustrated by way of example and not limitation in the accompanying figures in which like numeral references refer to like elements, and wherein:
- FIG. 1 is a schematic diagram illustrating an exemplary embodiment of a clock distribution system;
- FIG. 2 is a circuit diagram illustrating an exemplary embodiment of a clock distribution circuit employing principles of an embodiment of the invention;
- FIG. 3 is a circuit diagram illustrating one embodiment of a droop indicator for use with the clock distribution circuit of FIG. 2;
- FIG. 4 is a block diagram illustrating one embodiment of a system for compensating for voltage droop in a VLSI circuit;
- FIG. 5 is a flow diagram of one embodiment of a process for adapting a VLSI clocking circuit to a voltage droop; and
- FIG. 6 is a graphic representation of the operation of an exemplary embodiment of the clock distribution circuit adapting in response to a voltage droop.
- In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the invention. However, it will be apparent to one of ordinary skill in the art that these specific details need not be used to practice the invention. In other instances, well known structures, interfaces, and processes have not been shown in detail in order not to obscure unnecessarily the invention.
- FIG. 1 is a schematic diagram illustrating an exemplary embodiment of a clock distribution system. The
clock distribution system 100 is a typical clock distribution system for a VLSI circuit. Thesystem 100 may include a centralprimary buffer 101, at least one second level control buffer (“SLCB”)102, andquadrant repeaters 103. - This figure indicates the complexity and span of an advanced microprocessor clock distribution. The
buffer 101 initiates the clock distribution which proceeds along matched delay paths to the fourquadrant repeaters 103. Each of thesequadrant repeaters 103 includes a matched route out to a number ofSLCBs 102 which provide the final level of buffering before contact with the local clock gating circuits. The span across this distribution is approximately 14 mm×18 mm. This is enough distance to accumulate large voltage differentials across a VLSI chip with transfer times of at least a nanosecond, which is larger than the clock cycle for high speed microprocessors. - FIG. 2 is a circuit diagram illustrating an exemplary embodiment of a
clock distribution circuit 200 employing principles of an embodiment of the invention. Theclock distribution circuit 200 may receive aclock signal 220 as an input. Theclock signal 220 is received by coreprimary driver 221 which transmits the clock signal torepeaters 203. Therepeaters 203 transmit the clock signal toSLCBs 202. Although threeSLCBs 202 are shown, the clock distribution circuit may include any number of SLCBs. - Each
SLCB 202 may include at least one controllable delay element (not shown). In one embodiment, the controllable delay element(s) of theSLCB 202 may provide delays in the range of 0 to 1 cycle. EachSLCB 202 is coupled to a circuitry using theclock signal 220. The circuitry using the clock signal may includegates 225 andlatches 227. Theclock signal 220 is also forwarded to a phase locked loop 229, where the signal is taken as the clock feedback, enabling the elimination of the distribution delay from the clock phase. - FIG. 3 is a circuit diagram illustrating one embodiment of a
droop indicator 300 for use with the clock distribution circuit of FIG. 2. In one embodiment, thedroop indicator 300 may detect voltage droop by monitoring the time relative changes of a voltage of operation of the integratedcircuit 100. Thedroop indicator 300 may include anoperational amplifier 335 to determine when a voltage droop occurs. - In one embodiment, the
operational amplifier 335 may be a subtracting op amp having a positive input and a negative input. In the example shown, theoperational amplifier 335 receives a voltage signal from a local supply as the first (positive)input 331 and a voltage signal from a reference voltage source as the second (negative)input 333. Theoutput 337 of theoperational amplifier 335 may indicate the polarity of a comparison of thefirst input 331 and the second input 333 (i.e. a high output may indicateinput 331 is at a greater voltage potential thaninput 333, and a low output may indicate the reverse). - In one embodiment, these voltage droop indicator(s)300 may be placed around the chip in sufficient quantity to quickly and accurately detect voltage droops that may originate from any circuits on the chip. Since
SLCB 102 placements have already been arranged on the chip for the clock distribution and there are typically a large number (32 in FIG. 1), a voltage droop indicator may be included along with each SLCB in one embodiment. - FIG. 4 is a block diagram illustrating one embodiment of a VLSI
clocking adapting system 400.Adapting system 400 may include adroop indicator 402, acontrol system 404 and at least onedelay element 406. Thedroop indicator 402 may be similar to thedroop indicator 300 described above. Thecontrol system 404 may be similar to or include the control system forclock distribution circuit 200. Delay element(s) 406 may be or include a switched capacitor element, a current starved inverter, a switchable delay element or any other appropriate delay element that may be used with VLSIclock distribution circuit 200. - The
droop indicator 402 may detect a droop in the operating voltage ofclock distribution circuit 200. Thecontrol system 404 may receive the indication of a voltage droop from thedroop indicator 402. The control system may determine the optimum frequency to compensate for the voltage droop, and then activate one ormore delay elements 406 as described below with respect to processing block 530 of FIG. 5. - FIG. 5 is a flow diagram of one embodiment of a process for adapting a VLSI clocking circuit to a voltage droop. At
processing block 510, thedroop indicator droop indicator SLCB 202, the following process will be performed with reference to theSLCB 202 with which thedroop indicator - At
processing block 520, thecontrol system 404 determines the optimum frequency for theSLCB 202 to operate as a result of the voltage droop. In one embodiment, thecontrol system 404 may determine the optimum frequency change for the clock signal to compensate for the voltage droop. - At
processing block 530, thecontrol system 404 adapts the cycle time of the clock signal through theSLCB 202 associated with thedroop indicator control system 404 uses delayelements 406 to implement changes in cycle time. For example, thecontrol system 404 may add delays to the cycle time usingdelay elements 406 so that the cycle time of the clock signal through the clock distribution network is increased, thereby producing a temporary frequency reduction. - In one embodiment, the
control system 404 may implement the change in frequency incrementally. For example, thecontrol system 404 may increase the cycle time for all chip circuits in a progressive manner using a large range delay line includingdelay elements 406. Thus, if the frequency is to be decreased by 1%, the cycle times may be increased by 1%, then 2%, then 3%, etc. to effect the desired decrease in frequency. In one embodiment, thecontrol system 404 may determine the number of cycles the delay lasts based on at least one of the amount of time the voltage droop lasts and the amount of time needed by the phase locked loop (“PLL”), or the source of the clock frequency, to respond to a request to reduce frequency. Thus, in this embodiment, either the voltage transient or droop goes away before the delay line range is consumed, or the clock system adjusts the actual clock frequency. The temporary decrease in frequency allows the PLL to have enough time to adjust the actual clock frequency if the voltage droop does not go away. - FIG. 6 is a graphic representation of the operation of an exemplary embodiment of the clock distribution circuit adapting in response to a voltage droop. At
time 642, a voltage droop is detected bydroop indicator SLCB 202. - As shown by
signal 644, the normal clock signal at this time has a period of T. When thecontrol system 404 receives indication of the voltage droop attime 642, thecontrol system 404 determines an optimum frequency change. Thecontrol system 404 implements the optimum frequency change by progressively increasing the clock cycle time distributed by theSLCB 202 with which thevoltage droop indicator voltage droop 642 is associated, as shown bysignal 646. For example, the clock system adds a delay of ΔT to the first cycle after the droop is detected. The clock system then continues to add a delay of 2ΔT to the second cycle, and a delay of 3ΔT to the third cycle. - While this invention has been described in conjunction with the specific embodiments thereof, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art. These changes may be made without departing from the spirit and scope of the invention.
Claims (21)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/020,114 US6586971B1 (en) | 2001-12-18 | 2001-12-18 | Adapting VLSI clocking to short term voltage transients |
GB0228095A GB2386989B (en) | 2001-12-18 | 2002-12-02 | Adapting VLSI clocking to short term voltage transients |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/020,114 US6586971B1 (en) | 2001-12-18 | 2001-12-18 | Adapting VLSI clocking to short term voltage transients |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030112038A1 true US20030112038A1 (en) | 2003-06-19 |
US6586971B1 US6586971B1 (en) | 2003-07-01 |
Family
ID=21796833
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/020,114 Expired - Lifetime US6586971B1 (en) | 2001-12-18 | 2001-12-18 | Adapting VLSI clocking to short term voltage transients |
Country Status (2)
Country | Link |
---|---|
US (1) | US6586971B1 (en) |
GB (1) | GB2386989B (en) |
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050022042A1 (en) * | 2003-07-25 | 2005-01-27 | Tam Simo M. | Power supply voltage droop compensated clock modulation for microprocessors |
FR2860612A1 (en) * | 2003-10-06 | 2005-04-08 | Hewlett Packard Development Co | SYSTEM AND METHOD FOR SYNCHRONIZATION OF MULTIPLE VARIABLE FREQUENCY CLOCK GENERATORS |
US20080082839A1 (en) * | 2006-09-28 | 2008-04-03 | Ted Dibene | Voltage regulator with drive override |
DE10354215B4 (en) * | 2003-11-20 | 2010-02-25 | Infineon Technologies Ag | Clock regulation device and circuit arrangement |
US8006115B2 (en) | 2003-10-06 | 2011-08-23 | Hewlett-Packard Development Company, L.P. | Central processing unit with multiple clock zones and operating method |
WO2011123453A1 (en) * | 2010-04-01 | 2011-10-06 | Qualcomm Incorporated | Circuits, systems, and methods to detect and accommodate power supply voltage droop |
US8060766B2 (en) * | 2009-03-06 | 2011-11-15 | Oracle America, Inc. | Microprocessor performance and power optimization through inductive voltage droop monitoring and correction |
CN103716045A (en) * | 2012-09-28 | 2014-04-09 | 联发科技(新加坡)私人有限公司 | Clock signal control method and circuit |
US20140254734A1 (en) * | 2013-03-07 | 2014-09-11 | Mohamed A. Abdelmoneum | Apparatus for dynamically adapting a clock generator with respect to changes in power supply |
CN104462672A (en) * | 2014-11-25 | 2015-03-25 | 上海高性能集成电路设计中心 | Clock skew estimation method |
WO2018006091A1 (en) * | 2016-07-01 | 2018-01-04 | Endura Technologies LLC | Soc supply droop compensation |
EP3301542A1 (en) * | 2016-09-28 | 2018-04-04 | Mellanox Technologies, Ltd. | Power supply voltage monitoring and high-resolution adaptive clock stretching circuit |
CN108885475A (en) * | 2016-04-19 | 2018-11-23 | 高通股份有限公司 | System and method for self-adaptation clock design |
WO2018226364A1 (en) * | 2017-06-05 | 2018-12-13 | Qualcomm Incorporated | Apparatus and methods for reducing clock-ungating induced voltage droop |
US10382014B2 (en) | 2016-12-23 | 2019-08-13 | Ati Technologies Ulc | Adaptive oscillator for clock generation |
US10848137B1 (en) | 2019-05-08 | 2020-11-24 | Ati Technologies Ulc | Symmetrical balanced c-element |
US11449117B2 (en) * | 2019-12-23 | 2022-09-20 | Graphcore Limited | Reactive droop limiter |
US20240106423A1 (en) * | 2022-09-26 | 2024-03-28 | Advanced Micro Devices, Inc. | Leveraging an Adaptive Oscillator for Fast Frequency Changes |
US11962313B2 (en) | 2016-12-23 | 2024-04-16 | Advanced Micro Devices, Inc. | Adaptive DCO VF curve slope control |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6804793B2 (en) * | 2001-03-16 | 2004-10-12 | Hewlett-Packard Development Company, L.P. | Manipulating an integrated circuit clock in response to early detection of an operation known to trigger an internal disturbance |
US7993108B2 (en) | 2002-10-09 | 2011-08-09 | Abbott Diabetes Care Inc. | Variable volume, shape memory actuated insulin dispensing pump |
DE60336834D1 (en) | 2002-10-09 | 2011-06-01 | Abbott Diabetes Care Inc | FUEL FEEDING DEVICE, SYSTEM AND METHOD |
US7727181B2 (en) * | 2002-10-09 | 2010-06-01 | Abbott Diabetes Care Inc. | Fluid delivery device with autocalibration |
US7679407B2 (en) | 2003-04-28 | 2010-03-16 | Abbott Diabetes Care Inc. | Method and apparatus for providing peak detection circuitry for data communication systems |
US8071028B2 (en) | 2003-06-12 | 2011-12-06 | Abbott Diabetes Care Inc. | Method and apparatus for providing power management in data communication systems |
CN101180093B (en) | 2005-03-21 | 2012-07-18 | 雅培糖尿病护理公司 | Method and system for providing integrated medication infusion and analyte monitoring system |
US7768408B2 (en) | 2005-05-17 | 2010-08-03 | Abbott Diabetes Care Inc. | Method and system for providing data management in data monitoring system |
US7620437B2 (en) | 2005-06-03 | 2009-11-17 | Abbott Diabetes Care Inc. | Method and apparatus for providing rechargeable power in data monitoring and management systems |
US7756561B2 (en) | 2005-09-30 | 2010-07-13 | Abbott Diabetes Care Inc. | Method and apparatus for providing rechargeable power in data monitoring and management systems |
US7583190B2 (en) | 2005-10-31 | 2009-09-01 | Abbott Diabetes Care Inc. | Method and apparatus for providing data communication in data monitoring and management systems |
US8344966B2 (en) | 2006-01-31 | 2013-01-01 | Abbott Diabetes Care Inc. | Method and system for providing a fault tolerant display unit in an electronic device |
US8579853B2 (en) | 2006-10-31 | 2013-11-12 | Abbott Diabetes Care Inc. | Infusion devices and methods |
US7580296B2 (en) | 2007-03-30 | 2009-08-25 | Sandisk 3D Llc | Load management for memory device |
US7580298B2 (en) * | 2007-03-30 | 2009-08-25 | Sandisk 3D Llc | Method for managing electrical load of an electronic device |
US7558129B2 (en) * | 2007-03-30 | 2009-07-07 | Sandisk 3D Llc | Device with load-based voltage generation |
US8560082B2 (en) | 2009-01-30 | 2013-10-15 | Abbott Diabetes Care Inc. | Computerized determination of insulin pump therapy parameters using real time and retrospective data processing |
US8467972B2 (en) | 2009-04-28 | 2013-06-18 | Abbott Diabetes Care Inc. | Closed loop blood glucose control algorithm analysis |
DK3173014T3 (en) | 2009-07-23 | 2021-09-13 | Abbott Diabetes Care Inc | Real-time control of data on physiological control of glucose levels |
US8575993B2 (en) | 2011-08-17 | 2013-11-05 | Broadcom Corporation | Integrated circuit with pre-heating for reduced subthreshold leakage |
KR102327339B1 (en) | 2015-05-06 | 2021-11-16 | 삼성전자주식회사 | Integrated circuit and computing device having the same |
US10145868B2 (en) | 2016-03-14 | 2018-12-04 | Ampere Computing Llc | Self-referenced on-die voltage droop detector |
US10175734B1 (en) * | 2016-06-17 | 2019-01-08 | Altera Corporation | Techniques for adjusting latency of a clock signal to affect supply voltage |
US9628089B1 (en) | 2016-06-24 | 2017-04-18 | Qualcomm Incorporated | Supply voltage tracking clock generator in adaptive clock distribution systems |
US10162373B1 (en) | 2017-02-28 | 2018-12-25 | Ampere Computing Llc | Variation immune on-die voltage droop detector |
US10587250B2 (en) * | 2018-07-18 | 2020-03-10 | Qualcomm Incorporated | Current-starving in tunable-length delay (TLD) circuits employable in adaptive clock distribution (ACD) systems for compensating supply voltage droops in integrated circuits (ICs) |
CN110323778B (en) * | 2019-06-12 | 2022-05-20 | 国电南瑞科技股份有限公司 | Shore power system for ship connection and parameter quick matching method thereof |
US11249530B1 (en) | 2020-11-25 | 2022-02-15 | Qualcomm Incorporated | Adaptive voltage controller |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0831001B2 (en) * | 1990-08-23 | 1996-03-27 | 株式会社東芝 | Microcomputer |
US5426376A (en) | 1993-04-23 | 1995-06-20 | Vlsi Technology, Inc. | Noise isolated I/O buffer that uses two separate power supplies |
US5497105A (en) | 1994-06-30 | 1996-03-05 | Vlsi Technology, Inc. | Programmable output pad with circuitry for reducing ground bounce noise and power supply noise and method therefor |
JPH09146654A (en) * | 1995-11-16 | 1997-06-06 | Brother Ind Ltd | Clock signal generator |
US5726596A (en) | 1996-03-01 | 1998-03-10 | Hewlett-Packard Company | High-performance, low-skew clocking scheme for single-phase, high-frequency global VLSI processor |
US5889440A (en) * | 1997-01-15 | 1999-03-30 | Programmable Microelectronics Corp. | Adaptive frequency compensation technique |
US5914618A (en) | 1997-03-11 | 1999-06-22 | Vlsi Technology, Inc. | Optimum noise isolated I/O with minimized footprint |
US5956289A (en) * | 1997-06-17 | 1999-09-21 | Micron Technology, Inc. | Clock signal from an adjustable oscillator for an integrated circuit |
FR2773020B1 (en) | 1997-12-24 | 2000-03-10 | Sgs Thomson Microelectronics | CLOCK DISTRIBUTION CIRCUIT IN AN INTEGRATED CIRCUIT |
US5945817A (en) * | 1998-05-26 | 1999-08-31 | Intel Corporation | Integrated circuit power status indicator and method of using the same |
US6078209A (en) * | 1998-07-13 | 2000-06-20 | Xilinx, Inc. | System and method for controlled performance degradation in electronic circuits |
US6242961B1 (en) * | 1998-10-08 | 2001-06-05 | Altima Communication, Inc. | Methods and circuits for restoration of a drooped DC signal |
US6211740B1 (en) | 1999-09-29 | 2001-04-03 | Intel Corporation | Switching a clocked device from an initial frequency to a target frequency |
US6472856B2 (en) * | 2001-03-09 | 2002-10-29 | Semtech Corporation | Bounded power supply voltage positioning |
-
2001
- 2001-12-18 US US10/020,114 patent/US6586971B1/en not_active Expired - Lifetime
-
2002
- 2002-12-02 GB GB0228095A patent/GB2386989B/en not_active Expired - Lifetime
Cited By (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060253719A1 (en) * | 2003-07-25 | 2006-11-09 | Tam Simon M | Power supply voltage droop compensated clock modulation for microprocessors |
US7225349B2 (en) * | 2003-07-25 | 2007-05-29 | Intel Corporation | Power supply voltage droop compensated clock modulation for microprocessors |
US7409568B2 (en) | 2003-07-25 | 2008-08-05 | Intel Corporation | Power supply voltage droop compensated clock modulation for microprocessors |
US20050022042A1 (en) * | 2003-07-25 | 2005-01-27 | Tam Simo M. | Power supply voltage droop compensated clock modulation for microprocessors |
FR2860612A1 (en) * | 2003-10-06 | 2005-04-08 | Hewlett Packard Development Co | SYSTEM AND METHOD FOR SYNCHRONIZATION OF MULTIPLE VARIABLE FREQUENCY CLOCK GENERATORS |
US7076679B2 (en) | 2003-10-06 | 2006-07-11 | Hewlett-Packard Development Company, L.P. | System and method for synchronizing multiple variable-frequency clock generators |
US8006115B2 (en) | 2003-10-06 | 2011-08-23 | Hewlett-Packard Development Company, L.P. | Central processing unit with multiple clock zones and operating method |
DE10354215B4 (en) * | 2003-11-20 | 2010-02-25 | Infineon Technologies Ag | Clock regulation device and circuit arrangement |
US8930741B2 (en) | 2006-09-28 | 2015-01-06 | Intel Corporation | Voltage regulator with drive override |
US20080082839A1 (en) * | 2006-09-28 | 2008-04-03 | Ted Dibene | Voltage regulator with drive override |
US8099619B2 (en) | 2006-09-28 | 2012-01-17 | Intel Corporation | Voltage regulator with drive override |
US8060766B2 (en) * | 2009-03-06 | 2011-11-15 | Oracle America, Inc. | Microprocessor performance and power optimization through inductive voltage droop monitoring and correction |
US9483098B2 (en) | 2010-04-01 | 2016-11-01 | Qualcomm Incorporated | Circuits, systems and methods to detect and accommodate power supply voltage droop |
WO2011123453A1 (en) * | 2010-04-01 | 2011-10-06 | Qualcomm Incorporated | Circuits, systems, and methods to detect and accommodate power supply voltage droop |
CN103716045A (en) * | 2012-09-28 | 2014-04-09 | 联发科技(新加坡)私人有限公司 | Clock signal control method and circuit |
US9600024B2 (en) | 2012-09-28 | 2017-03-21 | Mediatek Singapore Pte. Ltd. | Control method of clock gating for dithering in the clock signal to mitigate voltage transients |
US20140254734A1 (en) * | 2013-03-07 | 2014-09-11 | Mohamed A. Abdelmoneum | Apparatus for dynamically adapting a clock generator with respect to changes in power supply |
US10020931B2 (en) * | 2013-03-07 | 2018-07-10 | Intel Corporation | Apparatus for dynamically adapting a clock generator with respect to changes in power supply |
CN104462672A (en) * | 2014-11-25 | 2015-03-25 | 上海高性能集成电路设计中心 | Clock skew estimation method |
CN108885475A (en) * | 2016-04-19 | 2018-11-23 | 高通股份有限公司 | System and method for self-adaptation clock design |
WO2018006091A1 (en) * | 2016-07-01 | 2018-01-04 | Endura Technologies LLC | Soc supply droop compensation |
US10749513B2 (en) | 2016-07-01 | 2020-08-18 | Chaoyang Semiconductor Jiangyin Technology Co., Ltd. | SoC supply droop compensation |
US10320375B2 (en) | 2016-07-01 | 2019-06-11 | Chaoyang Semiconductor Jiangyin Technology Co., Ltd. | SoC supply droop compensation |
EP3301542A1 (en) * | 2016-09-28 | 2018-04-04 | Mellanox Technologies, Ltd. | Power supply voltage monitoring and high-resolution adaptive clock stretching circuit |
US10148258B2 (en) | 2016-09-28 | 2018-12-04 | Mellanox Technologies, Ltd. | Power supply voltage monitoring and high-resolution adaptive clock stretching circuit |
US10382014B2 (en) | 2016-12-23 | 2019-08-13 | Ati Technologies Ulc | Adaptive oscillator for clock generation |
US11962313B2 (en) | 2016-12-23 | 2024-04-16 | Advanced Micro Devices, Inc. | Adaptive DCO VF curve slope control |
WO2018226364A1 (en) * | 2017-06-05 | 2018-12-13 | Qualcomm Incorporated | Apparatus and methods for reducing clock-ungating induced voltage droop |
US10890937B2 (en) | 2017-06-05 | 2021-01-12 | Qualcomm Incorporated | Apparatus and methods for reducing clock-ungating induced voltage droop |
US11347256B2 (en) | 2017-06-05 | 2022-05-31 | Qualcomm Incorporated | Apparatus and methods for reducing clock-ungating induced voltage droop |
US10409317B2 (en) | 2017-06-05 | 2019-09-10 | Qualcomm Incorporated | Apparatus and methods for reducing clock-ungating induced voltage droop |
US10848137B1 (en) | 2019-05-08 | 2020-11-24 | Ati Technologies Ulc | Symmetrical balanced c-element |
US11449117B2 (en) * | 2019-12-23 | 2022-09-20 | Graphcore Limited | Reactive droop limiter |
US20240106423A1 (en) * | 2022-09-26 | 2024-03-28 | Advanced Micro Devices, Inc. | Leveraging an Adaptive Oscillator for Fast Frequency Changes |
Also Published As
Publication number | Publication date |
---|---|
GB0228095D0 (en) | 2003-01-08 |
GB2386989A (en) | 2003-10-01 |
US6586971B1 (en) | 2003-07-01 |
GB2386989B (en) | 2005-07-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6586971B1 (en) | Adapting VLSI clocking to short term voltage transients | |
US6908227B2 (en) | Apparatus for thermal management of multiple core microprocessors | |
US8183899B2 (en) | Semiconductor integrated circuit and control method for clock signal synchronization | |
US7770037B2 (en) | Power ok distribution for multi-voltage chips | |
US6686785B2 (en) | Deskewing global clock skew using localized DLLs | |
US7514974B2 (en) | Method and apparatus for adjusting on-chip delay with power supply control | |
CN110703898A (en) | Dynamic management system and method for processor power consumption based on periodic query and interrupt | |
EP1865403B1 (en) | A single chip 3D and 2D graphics processor with embedded memory and multiple levels of power controls | |
EP2902873A2 (en) | Dynamic voltage transitions | |
EP3346350B1 (en) | Voltage regulation method, controller, and chip | |
JP3416028B2 (en) | Clock adjustment circuit and clock adjustment method | |
US7062663B2 (en) | Voltage regulation in an integrated circuit | |
EP1279229B1 (en) | Apparatus for selectively disabling clock distribution | |
US8050781B2 (en) | Systems and methods for ASIC power consumption reduction | |
US9354690B1 (en) | Systems and methods for adjusting core voltage to optimize power savings | |
US7667504B2 (en) | Signal delay element, method and integrated circuit device for frequency adjustment of electronic signals | |
US7120839B2 (en) | High-accuracy continuous duty-cycle correction circuit | |
EP0282735B1 (en) | Clock signal supply system | |
US7114087B2 (en) | Method to detect a temperature change by a thermal monitor and compensating for process, voltage, temperature effects caused by the temperature change | |
US7844847B2 (en) | System and method for tuning power consumption and group delay in wireless RFICs | |
US7675339B2 (en) | System and method for generating a delayed clock signal of an input clock signal | |
US6973398B2 (en) | System level reduction of clock skew based on local thermal profiling | |
US7069459B2 (en) | Clock skew reduction technique based on distributed process monitors | |
US20230195207A1 (en) | Electronic device and method of controlling temperature in same | |
Zhang et al. | Low-power design in PCIe switch PHY |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HEWLETT-PACKARD COMPANY, COLORADO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAFFZIGER, SAMUEL;FETZER ERIC S.;REEL/FRAME:012385/0135 Effective date: 20011203 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;REEL/FRAME:013862/0623 Effective date: 20030728 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.;REEL/FRAME:034591/0627 Effective date: 20141103 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
SULP | Surcharge for late payment |
Year of fee payment: 11 |
|
AS | Assignment |
Owner name: CPPIB CREDIT INVESTMENTS, INC., CANADA Free format text: AMENDED AND RESTATED U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:046900/0136 Effective date: 20180731 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CPPIB CREDIT INVESTMENTS INC.;REEL/FRAME:054385/0435 Effective date: 20201028 |
|
AS | Assignment |
Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA Free format text: CHANGE OF NAME;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY INC.;REEL/FRAME:058796/0422 Effective date: 20210401 |
|
AS | Assignment |
Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE CONVEYING PARTY'S NAME PREVIOUSLY RECORDED ON REEL 058796 FRAME 0422. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:064707/0053 Effective date: 20210401 |