US20030102570A1 - Electronic device and a method of manufacturing the same - Google Patents
Electronic device and a method of manufacturing the same Download PDFInfo
- Publication number
- US20030102570A1 US20030102570A1 US10/279,865 US27986502A US2003102570A1 US 20030102570 A1 US20030102570 A1 US 20030102570A1 US 27986502 A US27986502 A US 27986502A US 2003102570 A1 US2003102570 A1 US 2003102570A1
- Authority
- US
- United States
- Prior art keywords
- main surface
- wiring board
- semiconductor chip
- electronic device
- connection parts
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05567—Disposition the external layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06136—Covering only the central area of the surface to be connected, i.e. central arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13023—Disposition the whole bump connector protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/1308—Plural core members being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/29386—Base material with a principal constituent of the material being a non metallic, non metalloid inorganic material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/15747—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Definitions
- the present invention relates to an electronic device and a method of manufacturing the same. Particularly, the invention is concerned with a technique applicable effectively to an electronic device which adopts a flip-chip mounting technique.
- MCM Multi Chip Module
- solder bumps of, for example, a ball shape are formed as bump electrodes (salient electrodes) on electrode pads of a semiconductor chip, then the semiconductor chip is put on a wiring board, and thereafter a heat treatment for melting the solder bumps is performed to connect connection parts as wiring portions on the wiring board with the electrode pads of the semiconductor chip electrically and mechanically.
- stud bumps of such as gold are formed as bump electrodes (salient electrodes) on electrode pads of a semiconductor chip, then the semiconductor chip is put on a wiring board through an anisotropic conductive resin (ACF) of a sheet shape as a bonding resin, thereafter the semiconductor chip is compression-bonded to the wiring board under heating and the stud bumps are electrically connected to connection parts on the wiring board.
- ACF anisotropic conductive resin
- the anisotropic conductive resin comprises an insulating resin and a large number of conductive particles dispersed and mixed therein.
- a central pad array in which plural electrode pads are arranged in a line along a central region which extends along a center line in X or Y direction of a circuit-formed surface of a semiconductor chip.
- This central pad array is adopted, for example, for a semiconductor chip in which is incorporated a DRAM (Dynamic Random Access Memory) as a memory circuit.
- DRAM Dynamic Random Access Memory
- Electrode pads should be arranged near an input/output circuit for the reduction of wiring inductance. Moreover, for the prevention of device damage in bonding process, a semiconductor device should not be formed just under electrode pads. Further, for the purpose of improving the operating speed, the distance from an input/output circuit up to a remotest portion in a memory mat should be made as short as possible. Satisfying these requirements results in such a layout on DRAM chip as shown in FIG. 21, in which electrode pads are arranged centrally in a long side direction of the chip.
- the numeral 30 denotes a DRAM chip
- MARY denotes a memory array
- PC denotes a peripheral circuit
- I/O denotes an input/output circuit
- BP denotes an electrode pad.
- the array of bump electrodes formed respectively on the electrodes pads is also a central bump array. If such a semiconductor chip is used in flip chip mounting, it is impossible to take balance of the chip, so that the chip tilts with respect to one main surface of a wiring board. Thus, in the case of a semiconductor chip having a central pad array, it is difficult to effect flip chip mounting.
- a pad array bump array
- a one-side pad array one-side bump array in which plural electrodes pads are arranged in a line along one of two opposed sides of the chip.
- stud bumps are compression-bonded to connection parts on a wiring board with a thermoshrinking force (a shrinking force developed upon return to a state of normal temperature from a heated state) or a thermocuring shrinking force (a shrinking force developed upon curing of a thermosetting resin) of an anisotropic conductive resin interposed between a wiring board and a semiconductor chip.
- a thermoshrinking force a shrinking force developed upon return to a state of normal temperature from a heated state
- thermocuring shrinking force a shrinking force developed upon curing of a thermosetting resin
- the volume of the anisotropic conductive resin between the wiring board and the semiconductor chip be made as small as possible.
- a technique for diminishing the volume of an anisotropic conductive resin between a wiring board and a semiconductor chip is disclosed, for example, in Japanese Published Unexamined Patent Application No. Hei 10(1998)-270496 (U.S. Pat. No. 6,208,525).
- a groove 19 A is formed in a rigid wiring board 19 , electrode pads 4 A formed within the groove 19 A, and the electrode pads 4 A and bump electrodes 15 are connected together within the groove 19 .
- a gap between the wiring board 19 and a semiconductor chip 10 becomes narrower by an amount corresponding to the depth of the groove 19 A in comparison with the case where there is no top insulating layer on the wiring board and the electrodes pads 4 A and a top wiring layer are exposed, whereby it is possible to reduce the thickness of an adhesive (anisotropic conductive resin) 16 interposed between the wiring board 19 and the semiconductor chip 10 .”
- a plane size depends on the array pitch of the electrode pads (a pad array pitch) and the narrower the pad array pitch, the smaller the plane size. If a thinner gold wire is used to form stud bumps of a smaller diameter with such a decrease in size of the electrode pads, the height of each stud bump also becomes smaller accordingly. That is, if the pad array pitch differs, the stud bump height differs as well.
- a depth position of the wiring board connection parts is set to match the semiconductor chip having the smallest stud bump height out of the semiconductor chips to be mounted on the wiring board, stud bumps can be connected to the wiring board connection parts even in a semiconductor chip having the smallest stud bump height.
- the volume of an anisotropic conductive resin interposed between the semiconductor chip and the wiring board becomes large and there may occur a poor connection such that the stud bumps come off from the wiring board connection parts under the influence of heat.
- An electronic device includes:
- a semiconductor chip having a plurality of electrode pads on one main surface thereof;
- the plural connection parts of the wiring board being located at a deeper position than the one main surface of the wiring board in a depth direction from the one main surface.
- the wiring board further includes an insulating film comprising the one main surface and an opening formed in the insulating film, and the plural connection parts are disposed in a bottom of the opening.
- the insulating film is present straddling a peripheral edge of the semiconductor chip.
- a plane size of the opening is smaller than that of the semiconductor chip, while a plane size of the insulating film is larger than that of the semiconductor chip.
- the height of the salient electrodes is absorbed by the depth from the one main surface of the wiring board to the connection parts at the time of flip-chip mounting of the semiconductor chip, so that it is possible to suppress a tilt of the semiconductor chip relative to the one main surface of the wiring board.
- An electronic device includes:
- a first semiconductor chip having a plurality of first electrode pads arranged at a first pad array pitch on one main surface thereof;
- a second semiconductor chip having a plurality of second electrode pads arranged on one main surface thereof at a second pad array pitch smaller than the first pad array pitch;
- a wiring board having in a first area of one main surface thereof a plurality of first connection parts arranged correspondingly to the plural first electrode pads and also having in a second area different from the first area on the one main surface a plurality of second connection parts arranged correspondingly to the plural second electrode pads;
- the plural first connection parts and the plural second connection parts being disposed at a deeper position than the one main surface of the wiring board in a depth direction from the one main surface
- the second plural salient electrodes having a multi-stage bump structure with a larger number of stages than the plural first salient electrodes.
- the wiring board further includes an insulating film formed on the one main surface thereof, a first opening in the insulating film in the first area of the one main surface, and a second opening formed in the insulating film in the second area of the main surface, the plural first connection parts are disposed in a bottom of the first opening and the plural second connection parts are disposed in a bottom of the second opening.
- the second salient electrodes have a multi-stage bump structure having base bumps connected to the second electrode pads of the second semiconductor chip and stack bumps stacked on the base bumps.
- the second salient electrodes have a multi-stage bump structure having base bumps connected to the second electrode pads of the second semiconductor chips, first stack bumps stacked on the base bumps, and second stack bumps stacked on the first stack bumps.
- salient electrodes can be connected to the second connection parts of the wiring board also in the second semiconductor chip, so that the first and second semiconductor chips different in pad array pitch can be mounted on a single wiring board.
- FIG. 1 is a schematic plan view of an MCM (an electronic device) according to the first embodiment of the present invention
- FIG. 2 is a schematic bottom view of the MCM shown in FIG. 1;
- FIG. 3 is a schematic sectional view showing a mounted state of a chip for buffer incorporated in the MCM shown in FIG. 1;
- FIG. 4 is a schematic sectional view showing a mounted state of a chip for memory incorporated in the MCM shown in FIG. 1;
- FIG. 5 is a schematic sectional view showing a mounted state of a chip for control incorporated in the MCM shown in FIG. 1;
- FIG. 6 is a schematic sectional view showing a mounted state of a capacitor incorporated in the MCM shown in FIG. 1;
- FIGS. 7 ( a ), 7 ( b ) and 7 ( c ) are schematic plan views showing partially pad arrays of the chips for buffer, for memory and for control incorporated in the MCM shown in FIG. 1;
- FIGS. 8 ( a ), 8 ( b ) and 8 ( c ) are schematic sectional views showing schematic configurations of the chips for buffer, for memory and for control incorporated in the MCM;
- FIG. 9 is a schematic plan view showing a schematic configuration of the chip for memory incorporated in the MCM shown in FIG. 1;
- FIG. 10 is a schematic plan view showing a part of a wiring board used in the MCM shown in FIG. 1;
- FIGS. 11 ( a ) and 11 ( b ) are schematic sectional views for explaining a process of forming a stud bump on an electrode pad in the chip for memory in manufacturing the MCM according to the first embodiment;
- FIG. 12 is a schematic sectional view for explaining a process of mounting the chip for buffer in manufacturing the MCM according to the first embodiment
- FIG. 13 is a schematic sectional view for explaining the buffer chip mounting process in manufacturing the MCM according to the first embodiment
- FIG. 14 is a schematic sectional view for explaining a process of mounting the chip for memory in manufacturing the MCM according to the first embodiment
- FIG. 15 is a schematic sectional view for explaining the memory chip mounting process in manufacturing the MCM according to the first embodiment
- FIGS. 16 ( a ), 16 ( b ) and 16 ( c ) are schematic plan views of a chip for memory showing another bump array pattern in the MCM according to the first embodiment
- FIG. 17 is a schematic sectional view showing a mounted state of a chip for memory incorporated in an MCM according to the first modification of the first embodiment
- FIG. 18 is a schematic sectional view showing a mounted state of a chip for memory incorporated in an MCM according to the second modification of the first embodiment
- FIG. 19 is a schematic sectional view showing a chip for memory incorporated in an MCM according to the second embodiment of the present invention.
- FIG. 20 is a partially enlarged schematic sectional view of FIG. 19.
- FIG. 21 is a planar layout diagram of a conventional DRAM chip.
- FIG. 1 is a schematic plan view of an MCM (an electronic device) according to the first embodiment of the present invention
- FIG. 2 is a schematic bottom view thereof
- FIG. 3 is a schematic sectional view showing a mounted state of a chip for buffer incorporated in the MCM of FIG. 1
- FIG. 4 is a schematic sectional view showing a mounted state of a chip for memory incorporated in the MCM of FIG. 1
- FIG. 5 is a schematic sectional view showing a mounted state of a chip for control incorporated in the MCM of FIG.
- FIG. 6 is a schematic sectional view showing a mounted state of a capacitor incorporated in the MCM of FIG. 1
- FIGS. 7 ( a )- 7 ( c ) are schematic plan views showing partially pad arrangements of a chip for buffer, a chip for memory and a chip for control incorporated in the MCM of FIG. 1
- FIGS. 8 ( a )- 8 ( c ) are schematic sectional views showing schematic configurations of the chips for buffer, for memory and for control incorporated in the MCM of FIG. 1
- FIG. 9 is a schematic sectional view of the chip for memory incorporated in the MCM of FIG. 1
- FIG. 10 is a schematic plan view showing a part of a wiring board used in the MCM of FIG. 1.
- plural active components and plural passive components are mounted as electronic components on one main surface 2 X of a wiring board 2 , while plural ball-like solder bumps 22 are arranged as external connecting terminals on a back side (the other main surface) 2 Y opposed to the main surface of the wiring board 2 .
- buffer chips plural semiconductor chips (hereinafter referred to as “buffer chips”) 10 each incorporating a buffer circuit, plural semiconductor chips (“memory chips” hereinafter) 12 each incorporating a memory circuit (e.g., SDRAM), one semiconductor chip (“control chip” hereinafter) 14 incorporating a control circuit, and one semiconductor chip (“arithmetic chip” hereinafter) 16 incorporating a NAND circuit.
- memory chips plural semiconductor chips
- control chip plural semiconductor chip
- control chip arithmetic chip” hereinafter
- semiconductor chip 16 incorporating a NAND circuit.
- These active components are mounted on one main surface of the wiring board 2 in accordance with a flip chip mounting technique.
- passive components plural capacitors 17 , 18 and resistors 19 both of a surface-mounted type. These passive components are mounted on one main surface of the wiring board 2 in accordance with a solder reflow method.
- the wiring board 2 has a rigid substrate 3 , a soft layer 4 formed on the rigid substrate 3 by a build-up method, and an insulating film 9 formed on the soft layer 4 .
- the rigid substrate 3 and the soft layer 4 have a multi-layer interconnection structure though the details thereof are not illustrated. Insulating layers in the rigid substrate 3 are formed by highly elastic resin sheets comprising glass fibers impregnated with an epoxy or polyimide resin, while insulating layers in the soft layer 4 are formed by an epoxy resin of low elasticity for example. Further, wiring layers in the rigid substrate 3 and the soft layer 4 are formed by metallic films such as copper (Cu) films for example.
- the insulating layer 9 is formed of a polyimide resin for example.
- the insulating film 9 controls wetting and spreading of solder of soldered components ( 17 , 18 and 19 in this embodiment) during mounting of the components and ensures a bonding force of flip chip components ( 10 , 12 and 14 in this embodiment) for a bonding resin during mounting of the components.
- the buffer chips 10 , memory chips 12 , control chip 14 and arithmetic chip 16 are formed in a square or rectangular shape in plan.
- the buffer chips 10 and memory chips 12 are each formed in a 17 . rectangular shape, while the control chip 14 and arithmetic chip 16 are each formed in a square shape.
- the buffer chips 10 , memory chips 12 , control chip 14 and arithmetic chip 16 each mainly comprise a semiconductor substrate, a multi-layer interconnection comprising insulating layers and wiring layers stacked in plural stages on a circuit-formed surface of the semiconductor substrate, and a surface protecting layer (final protection) formed so as to cover the multi-layer interconnection.
- the semiconductor substrate is formed of a single crystal silicon
- the insulating layer is formed by a silicon oxide film
- the interconnection is formed by a metallic film such as aluminum (Al) or aluminum alloy film.
- a surface protecting film of the memory chips 12 is formed using, for example, a polyimide resin capable of improving an anti- ⁇ ray strength in memory.
- Surface protecting films of the buffer chips 10 , control chip 14 and arithmetic chip 16 are each formed by an insulating film such as, for example, a silicon oxide or silicon nitride film, or an organic insulating film.
- an insulating film such as, for example, a silicon oxide or silicon nitride film, or an organic insulating film.
- the arithmetic chip 16 a further explanation thereof will be omitted because it is of substantially the same configuration as the buffer chips 10 .
- each of the buffer chips 10 , memory chips 12 and control chip 14 plural electrode pads ( 10 a, 12 a, 14 a ) are formed on a circuit-formed surface ( 10 X, 12 X, 14 X) which is one main surface out of one main surface and the other main surface opposed to each other, as shown in FIGS. 3 and 7.
- the electrodes pads ( 10 a, 12 a, 14 a ) of each chip are formed on the top wiring layer in the multi-layer interconnection of each chip and are exposed through a bonding opening formed in the surface protecting film of each chip.
- the electrode pads 10 a of each buffer chip 10 are arranged along sides of a circuit-formed surface 10 X of the buffer chip.
- the electrode pads 12 a of each memory chip 12 are arranged along a central region which extends along a long-side center line out of two center lines in long (X) and short (Y) directions crossing each other of the circuit-formed surface 12 X of the memory chip 12 .
- the electrode pads 14 a of the control chip 14 are arranged along sides of the circuit-formed surface 14 X of the control chip.
- the electrode pads of each buffer chip 10 and the control chip 14 are arranged in a four-side pad array, while the electrode pads 12 a of the memory chip 12 are arranged in a central pad array.
- a stud bump 11 is formed of, for example, gold (Au) as a salient electrode on each electrode pad 10 a of each buffer chip 10 .
- a stud bump 13 is formed of, for example, Au as a salient electrode on each electrode pad 12 a of each memory chip 12 .
- a stud bump 15 is formed of, for example, Au as a salient electrode on each electrode pad 14 a of the control chip 14 .
- These stud bumps are formed, for example, by a ball bonding method which uses Au wire and which utilizes both thermocompression bonding and ultrasonic oscillation.
- a ball bonding method which uses Au wire and which utilizes both thermocompression bonding and ultrasonic oscillation.
- a ball is formed at the tip of Au wire and is then compression-bonded to an electrode pad on a chip under the application of ultrasonic oscillation, thereafter Au wire is cut off from the ball portion to form a bump.
- the stud bump formed on the electrode pad is firmly connected to the electrode pad.
- each of the plural lines 5 has a connection part 5 a formed by a portion thereof, the connection parts 5 a of the lines 5 being exposed through an opening 9 a formed in the insulating film 9 .
- the other portions of the lines 5 are covered with the insulating film 9 .
- the connection parts 5 a of the lines 5 are arranged correspondingly to the electrode pads 10 a of each buffer chip 10 .
- each of the plural lines 6 has a connection part 6 a formed by a portion thereof, the connection parts 6 a of the lines 6 being exposed through an opening 9 b formed in the insulating film 9 .
- the other portions of the lines 6 are covered with the insulating film 9 .
- the connection parts 6 a of the lines 6 are arranged correspondingly to the electrode pads 12 a of each memory chip 12 .
- each of the plural lines 7 has a connection part 7 a formed by a portion thereof, the connection parts 7 a of the lines 7 being exposed through an opening 9 c formed in the insulating film 9 .
- the other portions of the lines 7 are covered with the insulating film 9 .
- the connection parts 7 a of the lines 7 are arranged correspondingly to the electrode pads 14 a of the control chip 14 .
- plural electrode pads 8 are exposed through an opening 9 d formed in the insulating film 9 .
- the electrode pads 8 are formed by portions of plural lines formed in the top wiring layer of the soft layer 4 , the other portions of the plural lines being covered with the insulating film 9 .
- connection parts 5 a, 6 a, 7 a, and the plural electrode pads 8 are arranged in bottoms of the openings 9 a, 9 b, 9 c, and 9 d, respectively.
- the wiring board 2 has the plural connection parts 5 a, 6 a, 7 a and the plural electrode pads 8 exposed on a surface of the wiring board 2 at positions deeper than one main surface 2 X in the depth direction from one main surface 2 X.
- each buffer chip 10 is mounted in such a manner that its circuit-formed surface 10 X confronts one main surface 2 X of the wiring board 2 .
- An anisotropic conductive resin 20 is interposed between the buffer chip 10 and the wiring board 2 . With the anisotropic conductive resin 20 , the buffer chip 10 is bonded and fixed to the wiring board 2 .
- the plural stud bumps 11 are disposed between the electrode pads 10 a of each buffer chip 10 and the connection parts 5 a of the wiring board 2 to provide an electrical connection between the two.
- the stud bumps 11 are compression-bonded to the connection parts 5 a of the wiring board 2 with a thermoshrinking force (a shrinking force developed upon return from a heated state to a state of normal temperature) or a thermocuring shrinking force (a shrinking force developed upon curing of a thermosetting resin) of the anisotropic conductive resin 20 interposed between the wiring board 2 and the buffer chip 10 .
- a portion of a large number of conductive particles mixed into the anisotropic conductive resin 20 is interposed between the stud bumps 11 and the connection parts 5 a of the wiring board 2 .
- connection parts 5 a of the wiring board 2 are each recessed in the depth direction of the wiring board 2 .
- Each stud bump 11 and the associated connection part 5 a are connected together in the interior of each such recess.
- the volume of the anisotropic conductive resin 20 between one main surface 2 X of the wiring board 2 and the circuit-formed surface 10 X of each buffer chip 10 can be diminished by an amount corresponding to the depression quantity of the recess.
- the stud bumps 11 are connected in the opening 9 a formed in the insulating film 9 to the connection parts 5 a disposed in the bottom of the opening 9 a. That is, the stud bumps 11 are connected to the connection parts 5 a which are disposed at a deeper position than one main surface 2 X of the wiring board 2 in the depth direction from one main surface 2 X.
- the connection parts 5 a By thus disposing the connection parts 5 a at a position deeper than the one main surface 2 X of the wiring board 2 , the volume of the anisotropic conductive resin 20 between one main surface 2 X of the wiring board 2 and the circuit-formed surface 10 X of the buffer chip 10 can be diminished by an amount corresponding to the depth from one main surface 2 X to the connection parts 5 a.
- each connection part 5 a is formed by an elastic deformation of the connection part 5 a and the soft layer 4 .
- the recess thus based on such an elastic deformation can be formed with a compression-bonding force used at the time of mounting the buffer chip 10 onto one main surface of the wiring board 2 .
- an elastic force of the connection part 5 a and the soft layer 4 acts on the associated stud bump 11 , so that the compression-bonding force between the stud bump 11 and the connection part 5 a increases.
- connection parts 5 a of the wiring board 5 and the stud bumps 11 can be kept connected.
- each memory chip 12 is mounted in a state such that its circuit-formed surface 12 X confronts one main surface 2 X of the wiring board 2 .
- anisotropic conductive resin 20 is interposed as a bonding resin between the memory chip 12 and the wiring board 2 and the memory chip 12 is bonded and fixed to the wiring board 2 .
- the plural stud bumps 13 are each disposed between each electrode pad 12 a of the memory chip 12 and each connection part 6 a of the wiring board 2 to provide an electric connection between the two.
- the stud bumps 13 are compression-bonded to the connection parts 6 a of the wiring board 2 with a thermoshrinking force or a thermocuring shrinking force of the anisotropic conductive resin 20 interposed between the wiring board 2 and the memory chip 12 .
- a portion of a large number of conductive particles mixed into the anisotropic conductive resin 20 is interposed between the stud bumps 13 and the connection parts 6 a of the wiring board 1 .
- connection parts 6 a of the wiring board 2 are each recessed in the depth direction of the wiring board, and each stud bump 13 and the associated connection part 6 a are connected together in the interior of each such recess as is the case with the buffer chip 10 .
- the stud bumps 13 are connected through the opening 9 b formed in the insulating film 9 to the conenctions 6 a disposed in the bottom of the opening 9 b.
- the stud bumps 13 are connected to the connection parts 6 a which are disposed in a deeper position than one main surface 2 X of the wiring board 2 in the depth direction from one main surface 2 X.
- the circuit-formed surface 14 X of the control chip 14 is mounted in a state such that its circuit-formed surface 14 X confronts one main surface 2 X of the wiring board 2 .
- an anisotropic conductive resin 20 as a bonding resin, and with this anisotropic conductive resin 20 the control chip 14 is bonded and fixed to the wiring board 2 .
- the plural stud bumps 15 are each disposed between each electrode pad 14 a of the control chip 14 and each connection part 7 a of the wiring board 2 to provide an electrical connection between the two.
- the stud bumps 15 are compression-bonded to the connection parts 7 a of the wiring board 2 with a thermoshrinking force or a thermocuring shrinking force of the anisotropic conductive resin 20 interposed between the wiring board 2 and the control chip 14 .
- Between the stud bumps 15 and the connection parts 7 a of the wiring board 2 is interposed a portion of a large number of conductive particles mixed into the anisotropic conductive resin 20 .
- connection parts 7 a of the wiring board 2 are recessed in the depth direction of the wiring board 2 , and as the case with each buffer chip 10 , each stud bump 15 and the associated connection 7 a are connected together in the interior of each such recess.
- the stud bumps 15 are connected through the opening 9 c formed in the insulating film 9 to the connection parts 7 a disposed in the bottom of the opening 9 c. That is, as is the case with the buffer chip 10 , the stud bumps 15 are connected to the connection parts 7 a disposed at a deeper position than one main surface 2 X of the wiring board 2 in the depth direction from one main surface 2 X.
- electrodes 17 a of the capacitors 17 are connected to the electrode pads 8 electrically and mechanically by solder 21 .
- solder 21 To control wetting and spreading of the solder 21 , the connection between the capacitor electrodes 17 a and the electrode pads 8 of the wiring board 2 is performed through the opening 9 d formed in the insulating film 9 .
- the capacitors 18 and resistors 19 are also mounted in the same way as in the mounting of the capacitors 17 .
- a pad array pitch P 1 of each buffer chip 10 is set at 110 [ ⁇ m] or so.
- Pad array pitches P 2 , P 3 of each memory chip 12 and the control chip 14 are set at 80 [ ⁇ m] or so.
- a plane size of each chip electrode pad depends on the pad array pitch and the narrower the pad array pitch, the smaller the plane size.
- the size of each stud bump formed on each chip electrode pad depends on the plane size of each electrode pad and the smaller the plane size of each electrode pad, the lower the stud bump height. That is, the stud bumps 13 , 15 formed on the electrode pads of each memory chip 12 and the control chip 14 are smaller in height than the stud bumps 11 formed on the electrode pads of each buffer chip 10 .
- connection parts of the wiring board 2 and the stud bumps can be connected together easily, but in the case of a chip wherein the stud bump height is smaller than the depth from one main surface 2 X of the wiring board 2 to the connection parts of the same board, the connection parts of the wiring board 2 and the stud bumps are difficult to be connected.
- the adoption of a multi-stage stud bump structure is effective in increasing the bump height.
- the stud bumps 11 of each buffer chip 10 are of a single stage bump structure.
- the stud bumps of each memory chip 12 are each of a two-stage bump structure having a base bump 13 a formed on each electrode pad 12 a and a stack bump 13 b stacked on the base bump 13 a. As shown in FIG.
- the stud bumps 15 of the control chip 14 are each of a two-stage bump structure having a base bump 15 a formed on each electrode pad 14 a and a stack bump 15 b stacked on the base bump 15 a. As shown in FIG. 8, the height T 1 of each stud bump 11 , the height T 2 of each stud bump 13 , and the height T 3 of each stud bump 15 are almost equal.
- the stud bumps 13 , 15 can be connected to the connection parts 6 a, 7 a of the wiring board 2 also in the memory chips 12 and control chip 14 which are narrow in pad array pitch.
- electrode pads 12 b of each memory chip 12 are arranged in a central pad array.
- the stud bumps 13 formed on the electrode pads 12 b are arranged in a central bump array.
- connection parts 6 a of the wiring board 2 are arranged at a deeper position than one main surface 2 X of the wiring board 2 in the depth direction from one main surface.
- the connection parts 6 a are defined in a deeper position than one main surface 2 X of the wiring board 2 by the insulating film 9 which is formed above the connection parts 6 a.
- connection parts 6 a By so arranging the connection parts 6 a, at the time of flip-chip-mounting the memory chip 12 , the height of the stud bumps 13 is absorbed by the depth from one main surface 2 X of the wiring board 2 to the connection parts 6 a, so that the spacing between one main surface 2 X of the wiring board and the circuit-formed surface 12 X of the memory chip 12 becomes narrow and hence it is possible to suppress the tilt of the memory chip with respect to one main surface 2 X of the wiring board 2 .
- connection parts 6 a For disposing the connection parts 6 a at a deeper position than one main surface 2 X of the wiring board 2 and thereby suppressing the tilt of the memory chip 12 relative to one main surface 2 X of the wiring board, it is necessary to form the insulating film 9 and the opening 9 b in such a manner as to be present straddling the peripheral edge of the memory chip 12 . That is, the plane size of the insulating film 9 is set larger than that of each memory chip 12 and the plane size of the opening 9 b is made smaller than that of the memory chip 12 , as shown in FIG. 10.
- the insulating film 9 is formed in a plane size which covers substantially the whole area of the wiring board 2 , and the opening 9 b is formed in a plane size smaller than the plane size of the memory chip 12 . Further, the opening 9 b is formed in a rectangular plane shape extending in the arranged direction of the connection parts 6 a of the wiring board 2 .
- FIGS. 11 ( a ) and 11 ( b ) are schematic sectional views for explaining a process of forming a stud bump of a multi-stage bump structure
- FIG. 12 is a schematic sectional view for explaining a buffer chip mounting process
- FIG. 13 is a schematic sectional view for explaining the buffer chip mounting process
- FIG. 14 is a schematic section view for explaining a memory chip mounting process
- FIG. 15 is a schematic sectional view for explaining the memory chip mounting process.
- stud bumps are formed on the electrode pads of the buffer chips 10 , memory chips 12 , control chip 14 and arithmetic chip 16 in accordance with the ball bonding method.
- stud bumps of a single stage bump structure For the buffer chips 10 and arithmetic chip 16 there are formed stud bumps of a single stage bump structure.
- stud bumps of a multi-stage bump structure two stages in this embodiment.
- a base bump 13 a is formed on an electrode pad 12 a of the memory chip 12 in accordance with the ball bonding method, and thereafter a stack bump 13 b is formed on the base bump 13 a, as shown in FIG. 11( b ).
- a stack bump 13 b is formed on the base bump 13 a, as shown in FIG. 11( b ).
- an anisotropic conductive resin 20 which has been processed in sheet (film) form is affixed to a buffer chip mounting area on one main surface 2 X of the wiring board 2 .
- the anisotropic conductive resin 20 there is used, for example, an epoxy thermosetting resin with a large number of conductive particles mixed therein.
- the wiring board 2 is mounted onto a stage 26 A and thereafter, as shown in FIG. 12, the buffer chip 10 is mounted through the anisotropic conductive resin 20 in the buffer chip mounting area on one main surface 2 X of the wiring board 2 .
- the mounting of the buffer chip 10 is performed in such a manner that its circuit-formed surface 10 X confronts one main surface 2 X of the wiring board 2 .
- the wiring board 2 is mounted onto a heat stage 26 B, then, as shown in FIG. 13, the buffer chip 10 is compression-bonded onto the wiring board under heating with use of a tool 27 , allowing each stud bump 11 to be connected to the associated connection part 5 a of the wiring board 2 , and this compression-bonded state is maintained until curing of the anisotropic conductive resin 20 . At this time, the stud bump 11 is compression-bonded to the connection part 5 a of the wiring board 2 .
- connection part 5 a by setting the depth from one main surface 2 X of the wiring board 2 to the connection part 5 a shallower than the height of the stud bump 11 , a recess is formed in the stud bump 11 -connected portion in the connection part 5 a with the compression-bonding force of the buffer chip 10 .
- the connection part 5 a of the wiring board 2 and the stud bump 11 are connected together. Since the recess is formed by an elastic deformation of the connection part 5 a and the soft layer 4 , an elastic force of the connection part 5 a and the soft layer 4 acts on the stud bump 11 .
- the arithmetic chip 16 is mounted in an arithmetic chip mounting area on one main surface 2 X of the wiring board 2 .
- an anisotropic conductive resin 20 which has been processed in sheet (film) form is affixed to the memory chip mounting area on one main surface 2 X of the wiring board 2 .
- the anisotropic conductive resin 20 there is used, for example an epoxy thermosetting resin with a large number of conductive particles mixed therein.
- the wiring board 2 is mounted onto the stage 26 A, thereafter, as shown in FIG. 14, the memory chip 12 is mounted through the anisotropic conductive resin 20 in a memory chip mounting area on one main surface 2 X of the wiring board 2 .
- the mounting of the memory chip 12 is performed so that its circuit-formed surface 12 X confronts one main surface 2 X of the wiring board.
- the wiring board is mounted onto the heat stage 26 B, thereafter, as shown in FIG. 15, the memory chip 12 is compression-bonded onto the wiring board under heating with use of a tool 28 , allowing a stud bump 13 to be connected to the associated connection part 6 a, and then this compression-bonded state is held until curing of the anisotropic conductive resin 20 .
- the stud bump 13 is compression-bonded to the connection part 6 a of the wiring board 2 .
- a recess is formed with the compression-bonding force of the memory chip 12 in the portion of the connection part 6 a to which the stud bump 13 is connected.
- connection part 6 a of the wiring board 2 and the associated stud bump 13 are connected together in the interior of the recess. Since the recess is formed by an elastic deformation of the connection part 6 a and the soft layer 4 , an elastic force of the connection part 6 a and the soft layer 4 acts on the stud bump 13 .
- each stud bump is of a multi-stage bump structure, the stud bump can be connected to the associated connection part 6 a of the wiring board 2 even in the memory chip 12 whose pad array pitch is narrow.
- connection part 6 a is located at a position deeper than one main surface 2 X of the wiring board 2 by the insulating film 9 which is formed above the connection part 6 a, the height of the stud bump 13 is absorbed by the depth from one main surface 2 X of the wiring board 2 to the connection part 6 a and hence the spacing between one main surface 2 X of the wiring board 2 and the circuit-formed surface 12 X of the semiconductor chip 12 becomes narrow.
- one main surface 2 X of the wiring board and the memory chip circuit-formed surface 12 X becomes narrow, even if the memory chip 12 tilts in the course of the mounting process for example, one main surface 2 X of the wiring board supports the memory chip 12 , and thus it is possible to prevent the memory chip 12 from tilting to such an extent as poses a problem in the structure after the mounting.
- the particulate substance such as conductive particles or silica filler is contained in the bonding resin for bonding the chip, the particulate substance is sandwiched between one main surface 2 X of the wiring board 2 and the circuit-formed surface 12 X of the memory chip 12 , so that the tilting of the memory chip 12 in the semiconductor chip mounting process is further suppressed.
- control chip 14 is mounted in a control chip mounting area on one main surface 2 X of the wiring board 2 . Also in the control chip 14 whose pad array pitch is narrow, each stud bump 15 can be connected to the associated connection part 7 a of the wiring board 2 .
- the chip mounting order is not limited to the above order.
- the memory chip and the control chip may be mounted first.
- solder paste 21 is applied onto the electrode pads 8 of the wiring board 2 , and then passive components 17 , 18 , 19 are disposed on the electrode pads, followed by heat treatment to melt the solder paste 21 to fix the electrodes of the passive components and the electrode pads of the wiring board 2 to each other.
- connection parts 6 a are disposed at a deeper position than one main surface 2 X of the wiring board 2 in the depth direction from one main surface 2 X.
- the height of the stud bumps 13 is absorbed by the depth from one main surface 2 X of the wiring board 2 to the connection parts 6 a, with consequent narrowing of the spacing between one main surface 2 X of the wiring board 2 and the circuit-formed surface 12 X of the memory chip 12 , whereby it is possible to suppress tilting of the memory chip 12 with respect to one main surface 2 X of the wiring board 2 .
- the wiring board 2 has the insulating film 9 comprising one main surface 2 X on its own top surface, the opening 9 b formed in the insulating film 9 , and the connection parts 6 a disposed in the bottom of the opening 9 b.
- the insulating film 9 controls wetting and spreading of solder for soldered components ( 17 , 18 and 19 in this embodiment) at the time of mounting of the components and ensures a sufficient bonding force of flip chip components ( 10 , 12 and 14 in this embodiment) at the time of mounting of the components.
- connection parts 6 a are disposed at a deeper position than one main surface 2 X of the wiring board 2 in the depth direction from one main surface 2 X, so that it is possible to provide the MCM 1 wherein unbalanced bump-array memory chips 12 are mounted on one main surface 2 X of the wiring board 2 in accordance with the flip-chip method.
- the stud bumps 13 , 15 of the memory chips 12 and control chip 14 each having a narrow pad array pitch are of a multi-stage bump structure. According to this configuration, even in the memory chips 12 and control chip 14 each having a narrow pad array pitch, the stud bumps ( 13 , 15 ) can be connected to the connection parts ( 6 a, 7 a ) of the wiring board 2 , so that the buffer chips 10 , memory chips 12 , control chip 14 and arithmetic chip 16 , which are different in pad array pitch, can be mounted on a single wiring board 2 .
- FIGS. 16 ( a )- 16 ( c ) show a central bump array wherein plural stud bumps 13 are arranged in a zigzag fashion.
- FIG. 16( b ) shows a central bump array wherein plural stud bumps 13 are arranged in different stages.
- FIG. 16( c ) shows a one-side bump array.
- unbalanced bump arrays on a chip include one wherein a circuit-formed surface of a chip is divided into three equal areas and stud bumps are arranged in one of the three areas and one wherein the center of gravity of a semiconductor chip lies outside a polygon formed by joining bumps.
- the stud bumps 13 used in this embodiment are of a two-stage bump structure to increase their height, but according to the depth from one main surface 2 X of the wiring board 2 to the connection parts 6 a and a plane size of each electrode pad 12 a, there may be adopted such a three-stage bump structure as shown in FIG. 17 wherein a stud bump 13 comprises a base bump 13 a connected to an electrode pad 12 a, a stack bump 13 b stacked on the base bump 13 a, and a stack bump 13 c stacked on the stack bump 13 b.
- the base bump 13 a and the stack bump 13 b are almost equal in diameter
- a stud bump 13 comprising a base bump 13 a and a stack bump 13 b different in diameter.
- Au wires of different diameters at the time of forming stud bumps in accordance with the ball bonding method there can be obtained a base bump 13 a and a stack bump 13 b different in diameter.
- solder bumps are used as salient electrodes formed on electrode pads of each semiconductor chip, no limitation is made thereto.
- solder bumps having a composition of Pb-Sn.
- the solder bumps used are made of a material melting higher than the thermocompression bonding temperature which is adopted in mounting the semiconductor chip.
- the salient electrodes interposed between the electrode pads of each semiconductor chip and the connection parts of the wiring board are formed beforehand on the electrode pads of the chip, the salient electrodes may be formed beforehand on the connection parts of the wiring board.
- a sheet-like anisotropic conductive resin is used as the bonding resin for bonding and fixing each semiconductor chip onto the wiring board, this constitutes no limitation.
- anisotropic conductive resin paste ACP: Anisotropic Conductive Paste
- NCF Non Conductive Film
- FIG. 19 is a schematic sectional view showing a mounted state of a memory chip in an MCM according to the second embodiment of the present invention
- FIG. 20 is a schematic sectional view showing a part of FIG. 19 on a larger scale. Stud bumps 13 used in this embodiment are of a single-stage structure.
- connection life between the connection parts 6 a of the wiring board 2 and the stud bumps 13 was improved by thinning the insulating film 9 . This is presumed to be for the following reason.
- the memory chip 12 is put on the wiring board 2 through the anisotropic conductive resin 20 and is then compression-bonded onto the wiring board under heating, whereby it is fixed onto the wiring board, while stud bumps 13 are connected electrically to the connection parts 6 a of the wiring board 2 .
- the anisotropic conductive resin 20 is charged into the opening 9 b formed in the insulating film 9 .
- the anisotropic conductive resin 20 possesses a characteristic such that after curing thereof, its volume expands due to moisture absorption.
- the anisotropic conductive resin 20 charged into the opening 9 b in the stud bumps is thicker than the anisotropic conductive resin 20 charged between one main surface 2 X of the wiring board 2 and the circuit-formed surface 12 X of each memory chip 12 , so that the amount of displacement resulting from expansion caused by moisture absorption also becomes large.
- the recovery from an elastic deformation of the soft layer 4 in the wiring board 2 can no longer follow the displacement between one main surface 2 X of the wiring board 2 and the circuit-formed surface 12 X of the memory chip 12 which displacement is caused by a hygroscopic expansion of the anisotropic conductive resin 20 , there occurs connection imperfection between the stud bumps 13 and the connection parts 6 a of the wiring board 2 .
- the depth of the opening 9 b depends on the thickness of the insulating film 9 , the thinner the insulating film 9 , the shallower the opening 9 b, so that the volume of the anisotropic conductive resin 20 in the interior of the opening 9 b becomes smaller.
- the connection life between the connection parts 6 a of the wiring board and the stud bumps 13 is improved by thinning the insulating film 9 .
- the thickness 9 t of the insulating film 9 on the line 6 be not larger than 20 [ ⁇ m].
- the thickness 9 t of the insulating film 9 on the line 6 be made larger than the filler of the largest particle diameter out of the fillers mixed into the insulating film. If the thickness 9 t of the insulating film 9 is made smaller than the filler of the largest particle diameter, the filler will jump out from the insulating film 9 .
- the insulating film thickness 9 t becomes so small as to be unsuitable for controlling wetting and spreading of solder of soldered components formed in surrounding positions, the insulating film thickness may be changed so as to be optimum, depending on places on the wiring board 2 .
Abstract
An electronic device comprising: a semiconductor chip having plural electrode pads on one main surface thereof; a wiring board having plural connection parts; and plural salient electrodes disposed respectively between the electrode pads of the semiconductor chip and the connection parts of the wiring board to provide electrical connections between the two, the salient electrodes being arranged in an array not providing balance of the semiconductor chip with respect to one main surface of the wiring board, the plural connection parts of the wiring board being arranged at a deeper position than one main surface of the wiring board in a depth direction from the one main surface.
Description
- The present invention relates to an electronic device and a method of manufacturing the same. Particularly, the invention is concerned with a technique applicable effectively to an electronic device which adopts a flip-chip mounting technique.
- As an electronic device there is known an electronic device called MCM (Multi Chip Module). In MCM, plural semiconductor chips each incorporating an integrated circuit are mounted on a wiring board to implement one synthetic function. In connection with MCM, the adoption of a flip-chip mounting technique is becoming more and more popular in which a semiconductor chip (flip-chip) with salient electrodes formed on electrode pads on a circuit-formed surface is mounted onto a wiring board. This is for increasing the data transfer speed and for the reduction of size.
- As to the flip-chip mounting technique, various mounting methods have been proposed and put to practical use. For example, mounting methods called CCB (Controlled Collapse Bonding) and ACF (Anisotropic Conductive Film) mounting are adopted practically.
- In CCB method, solder bumps of, for example, a ball shape are formed as bump electrodes (salient electrodes) on electrode pads of a semiconductor chip, then the semiconductor chip is put on a wiring board, and thereafter a heat treatment for melting the solder bumps is performed to connect connection parts as wiring portions on the wiring board with the electrode pads of the semiconductor chip electrically and mechanically.
- In ACF mounting method, stud bumps of such as gold (Au) are formed as bump electrodes (salient electrodes) on electrode pads of a semiconductor chip, then the semiconductor chip is put on a wiring board through an anisotropic conductive resin (ACF) of a sheet shape as a bonding resin, thereafter the semiconductor chip is compression-bonded to the wiring board under heating and the stud bumps are electrically connected to connection parts on the wiring board. The anisotropic conductive resin comprises an insulating resin and a large number of conductive particles dispersed and mixed therein. SUMMARY OF THE INVENTION
- Having studied the foregoing flip-chip mounting techniques, the present inventors found out the following problems.
- (1) There are various types of arrays as pad arrays of a semiconductor chip. Among them is included a central pad array in which plural electrode pads are arranged in a line along a central region which extends along a center line in X or Y direction of a circuit-formed surface of a semiconductor chip. This central pad array is adopted, for example, for a semiconductor chip in which is incorporated a DRAM (Dynamic Random Access Memory) as a memory circuit.
- For example in the case of a DRAM there are the following requirements with respect to the arrangement of electrode pads (bonding pads). Electrode pads should be arranged near an input/output circuit for the reduction of wiring inductance. Moreover, for the prevention of device damage in bonding process, a semiconductor device should not be formed just under electrode pads. Further, for the purpose of improving the operating speed, the distance from an input/output circuit up to a remotest portion in a memory mat should be made as short as possible. Satisfying these requirements results in such a layout on DRAM chip as shown in FIG. 21, in which electrode pads are arranged centrally in a long side direction of the chip. In FIG. 21, the
numeral 30 denotes a DRAM chip, MARY denotes a memory array, PC denotes a peripheral circuit, I/O denotes an input/output circuit, and BP denotes an electrode pad. - In the case of a central pad array, the array of bump electrodes formed respectively on the electrodes pads is also a central bump array. If such a semiconductor chip is used in flip chip mounting, it is impossible to take balance of the chip, so that the chip tilts with respect to one main surface of a wiring board. Thus, in the case of a semiconductor chip having a central pad array, it is difficult to effect flip chip mounting. As another example of a pad array (bump array) with a semiconductor chip not well-balanced, there is, other than the central pad array, a one-side pad array (one-side bump array) in which plural electrodes pads are arranged in a line along one of two opposed sides of the chip.
- (2) In ACF mounting method, stud bumps are compression-bonded to connection parts on a wiring board with a thermoshrinking force (a shrinking force developed upon return to a state of normal temperature from a heated state) or a thermocuring shrinking force (a shrinking force developed upon curing of a thermosetting resin) of an anisotropic conductive resin interposed between a wiring board and a semiconductor chip. On the other hand, since the thermal expansion coefficient of an anisotropic conductive resin is generally larger than that of stud bumps, the amount of expansion in the thickness direction of the anisotropic conductive resin is larger than that in the height direction of stud bumps. Consequently, there may occur a poor connection such that stud bumps come off from connection parts on the wiring board due to the influence of heat. Therefore, it is necessary that the volume of the anisotropic conductive resin between the wiring board and the semiconductor chip be made as small as possible.
- In this connection, a technique for diminishing the volume of an anisotropic conductive resin between a wiring board and a semiconductor chip is disclosed, for example, in Japanese Published Unexamined Patent Application No. Hei 10(1998)-270496 (U.S. Pat. No. 6,208,525). According to the technique disclosed in this unexamined publication, as shown in FIG. 12 thereof, “a groove19A is formed in a
rigid wiring board 19, electrode pads 4A formed within the groove 19A, and the electrode pads 4A andbump electrodes 15 are connected together within thegroove 19. According to this configuration, a gap between thewiring board 19 and asemiconductor chip 10 becomes narrower by an amount corresponding to the depth of the groove 19A in comparison with the case where there is no top insulating layer on the wiring board and the electrodes pads 4A and a top wiring layer are exposed, whereby it is possible to reduce the thickness of an adhesive (anisotropic conductive resin) 16 interposed between thewiring board 19 and thesemiconductor chip 10.” - However, according to the above configuration wherein a groove is formed in a wiring board and electrode pads (connection parts) on the wiring board and bump electrodes (stud bumps) are connected together within the groove, there arises a new problem.
- In the case of electrode pads on a semiconductor chip, a plane size depends on the array pitch of the electrode pads (a pad array pitch) and the narrower the pad array pitch, the smaller the plane size. If a thinner gold wire is used to form stud bumps of a smaller diameter with such a decrease in size of the electrode pads, the height of each stud bump also becomes smaller accordingly. That is, if the pad array pitch differs, the stud bump height differs as well.
- On the other hand, in a certain electronic device, such as MCM, several types of semiconductor chips different in the degree of integration and in function are mounted on a single wiring board, but these semiconductor chips are not always equal in pad array pitch. With different pad array pitches, there are different stud bump heights, so in the case of a semiconductor chip wherein the stud bump height is larger than the depth from one main surface of a wiring board to connection parts thereof, it is possible to easily effect connection between the wiring board connection parts and the stud bumps, but in the case of a semiconductor chip wherein the stud bump height is smaller than the depth from one main surface of a wiring board to connection parts thereof, it is difficult to effect connection between the wiring board connection parts and the stud bumps.
- If a depth position of the wiring board connection parts is set to match the semiconductor chip having the smallest stud bump height out of the semiconductor chips to be mounted on the wiring board, stud bumps can be connected to the wiring board connection parts even in a semiconductor chip having the smallest stud bump height. In this case, however, in a semiconductor chip having a large stud bump height, the volume of an anisotropic conductive resin interposed between the semiconductor chip and the wiring board becomes large and there may occur a poor connection such that the stud bumps come off from the wiring board connection parts under the influence of heat.
- It is an object of the present invention-to provide a technique capable of suppressing a tilt of a semiconductor chip relative to one main surface of a wiring board.
- It is another object of the present invention to provide a technique which permits several types of semiconductor chips different in pad array pitch to be mounted on a single wiring board.
- The above and other objects and novel features of the present invention will become apparent from the following description and the accompanying drawings.
- A brief description will be given below about typical inventions out of those disclosed herein.
- (1) An electronic device according to the present invention includes:
- a semiconductor chip having a plurality of electrode pads on one main surface thereof;
- a wiring board having a plurality of connection parts exposed on a surface thereof; and
- a plurality of salient electrodes arranged in a line between the electrode pads of the semiconductor chip and the connection parts of the wiring board,
- the plural connection parts of the wiring board being located at a deeper position than the one main surface of the wiring board in a depth direction from the one main surface.
- The wiring board further includes an insulating film comprising the one main surface and an opening formed in the insulating film, and the plural connection parts are disposed in a bottom of the opening.
- The insulating film is present straddling a peripheral edge of the semiconductor chip.
- A plane size of the opening is smaller than that of the semiconductor chip, while a plane size of the insulating film is larger than that of the semiconductor chip.
- According to the above means (1), the height of the salient electrodes is absorbed by the depth from the one main surface of the wiring board to the connection parts at the time of flip-chip mounting of the semiconductor chip, so that it is possible to suppress a tilt of the semiconductor chip relative to the one main surface of the wiring board.
- (2) An electronic device according to the present invention includes:
- a first semiconductor chip having a plurality of first electrode pads arranged at a first pad array pitch on one main surface thereof;
- a second semiconductor chip having a plurality of second electrode pads arranged on one main surface thereof at a second pad array pitch smaller than the first pad array pitch;
- a wiring board having in a first area of one main surface thereof a plurality of first connection parts arranged correspondingly to the plural first electrode pads and also having in a second area different from the first area on the one main surface a plurality of second connection parts arranged correspondingly to the plural second electrode pads;
- a plurality of first salient electrodes each disposed between each of the first electrode pads and each of the first connection parts and providing an electrical connection between the two; and
- a plurality of second salient electrodes each disposed between each of the second electrode pads and each of the second connection parts and providing an electrical connection between the two,
- the plural first connection parts and the plural second connection parts being disposed at a deeper position than the one main surface of the wiring board in a depth direction from the one main surface, and
- the second plural salient electrodes having a multi-stage bump structure with a larger number of stages than the plural first salient electrodes.
- The wiring board further includes an insulating film formed on the one main surface thereof, a first opening in the insulating film in the first area of the one main surface, and a second opening formed in the insulating film in the second area of the main surface, the plural first connection parts are disposed in a bottom of the first opening and the plural second connection parts are disposed in a bottom of the second opening.
- The second salient electrodes have a multi-stage bump structure having base bumps connected to the second electrode pads of the second semiconductor chip and stack bumps stacked on the base bumps.
- The second salient electrodes have a multi-stage bump structure having base bumps connected to the second electrode pads of the second semiconductor chips, first stack bumps stacked on the base bumps, and second stack bumps stacked on the first stack bumps.
- According to the above means (2), at the time of flip-chip mounting the first and second semiconductor chips, salient electrodes can be connected to the second connection parts of the wiring board also in the second semiconductor chip, so that the first and second semiconductor chips different in pad array pitch can be mounted on a single wiring board.
- FIG. 1 is a schematic plan view of an MCM (an electronic device) according to the first embodiment of the present invention;
- FIG. 2 is a schematic bottom view of the MCM shown in FIG. 1;
- FIG. 3 is a schematic sectional view showing a mounted state of a chip for buffer incorporated in the MCM shown in FIG. 1;
- FIG. 4 is a schematic sectional view showing a mounted state of a chip for memory incorporated in the MCM shown in FIG. 1;
- FIG. 5 is a schematic sectional view showing a mounted state of a chip for control incorporated in the MCM shown in FIG. 1;
- FIG. 6 is a schematic sectional view showing a mounted state of a capacitor incorporated in the MCM shown in FIG. 1;
- FIGS.7(a), 7(b) and 7(c) are schematic plan views showing partially pad arrays of the chips for buffer, for memory and for control incorporated in the MCM shown in FIG. 1;
- FIGS.8(a), 8(b) and 8(c) are schematic sectional views showing schematic configurations of the chips for buffer, for memory and for control incorporated in the MCM;
- FIG. 9 is a schematic plan view showing a schematic configuration of the chip for memory incorporated in the MCM shown in FIG. 1;
- FIG. 10 is a schematic plan view showing a part of a wiring board used in the MCM shown in FIG. 1;
- FIGS.11(a) and 11(b) are schematic sectional views for explaining a process of forming a stud bump on an electrode pad in the chip for memory in manufacturing the MCM according to the first embodiment;
- FIG. 12 is a schematic sectional view for explaining a process of mounting the chip for buffer in manufacturing the MCM according to the first embodiment;
- FIG. 13 is a schematic sectional view for explaining the buffer chip mounting process in manufacturing the MCM according to the first embodiment;
- FIG. 14 is a schematic sectional view for explaining a process of mounting the chip for memory in manufacturing the MCM according to the first embodiment;
- FIG. 15 is a schematic sectional view for explaining the memory chip mounting process in manufacturing the MCM according to the first embodiment;
- FIGS.16(a), 16(b) and 16(c) are schematic plan views of a chip for memory showing another bump array pattern in the MCM according to the first embodiment;
- FIG. 17 is a schematic sectional view showing a mounted state of a chip for memory incorporated in an MCM according to the first modification of the first embodiment;
- FIG. 18 is a schematic sectional view showing a mounted state of a chip for memory incorporated in an MCM according to the second modification of the first embodiment;
- FIG. 19 is a schematic sectional view showing a chip for memory incorporated in an MCM according to the second embodiment of the present invention;
- FIG. 20 is a partially enlarged schematic sectional view of FIG. 19; and
- FIG. 21 is a planar layout diagram of a conventional DRAM chip.
- Embodiments of the present invention will be described in detail hereinunder with reference to the drawings. In all of the drawings for illustrating the embodiments, the portions having the same functions are identified by the same reference numerals and repeated explanations thereof will be omitted.
- FIG. 1 is a schematic plan view of an MCM (an electronic device) according to the first embodiment of the present invention, FIG. 2 is a schematic bottom view thereof, and FIG. 3 is a schematic sectional view showing a mounted state of a chip for buffer incorporated in the MCM of FIG. 1, FIG. 4 is a schematic sectional view showing a mounted state of a chip for memory incorporated in the MCM of FIG. 1, FIG. 5 is a schematic sectional view showing a mounted state of a chip for control incorporated in the MCM of FIG. 1, FIG. 6 is a schematic sectional view showing a mounted state of a capacitor incorporated in the MCM of FIG. 1, FIGS.7(a)-7(c) are schematic plan views showing partially pad arrangements of a chip for buffer, a chip for memory and a chip for control incorporated in the MCM of FIG. 1, FIGS. 8(a)-8(c) are schematic sectional views showing schematic configurations of the chips for buffer, for memory and for control incorporated in the MCM of FIG. 1, FIG. 9 is a schematic sectional view of the chip for memory incorporated in the MCM of FIG. 1, and FIG. 10 is a schematic plan view showing a part of a wiring board used in the MCM of FIG. 1.
- As shown in FIGS. 1 and 2, according to the configuration of an MCM (electronic device)1 of this embodiment, plural active components and plural passive components are mounted as electronic components on one
main surface 2X of awiring board 2, while plural ball-like solder bumps 22 are arranged as external connecting terminals on a back side (the other main surface) 2Y opposed to the main surface of thewiring board 2. As active components are used plural semiconductor chips (hereinafter referred to as “buffer chips”) 10 each incorporating a buffer circuit, plural semiconductor chips (“memory chips” hereinafter) 12 each incorporating a memory circuit (e.g., SDRAM), one semiconductor chip (“control chip” hereinafter) 14 incorporating a control circuit, and one semiconductor chip (“arithmetic chip” hereinafter) 16 incorporating a NAND circuit. These active components are mounted on one main surface of thewiring board 2 in accordance with a flip chip mounting technique. As passive components are usedplural capacitors resistors 19 both of a surface-mounted type. These passive components are mounted on one main surface of thewiring board 2 in accordance with a solder reflow method. - As shown in FIGS.3 to 6, the
wiring board 2 has arigid substrate 3, asoft layer 4 formed on therigid substrate 3 by a build-up method, and an insulatingfilm 9 formed on thesoft layer 4. Therigid substrate 3 and thesoft layer 4 have a multi-layer interconnection structure though the details thereof are not illustrated. Insulating layers in therigid substrate 3 are formed by highly elastic resin sheets comprising glass fibers impregnated with an epoxy or polyimide resin, while insulating layers in thesoft layer 4 are formed by an epoxy resin of low elasticity for example. Further, wiring layers in therigid substrate 3 and thesoft layer 4 are formed by metallic films such as copper (Cu) films for example. The insulatinglayer 9 is formed of a polyimide resin for example. The insulatingfilm 9 controls wetting and spreading of solder of soldered components (17, 18 and 19 in this embodiment) during mounting of the components and ensures a bonding force of flip chip components (10, 12 and 14 in this embodiment) for a bonding resin during mounting of the components. - The buffer chips10,
memory chips 12,control chip 14 andarithmetic chip 16 are formed in a square or rectangular shape in plan. In this embodiment, the buffer chips 10 andmemory chips 12 are each formed in a 17. rectangular shape, while thecontrol chip 14 andarithmetic chip 16 are each formed in a square shape. - The buffer chips10,
memory chips 12,control chip 14 andarithmetic chip 16 each mainly comprise a semiconductor substrate, a multi-layer interconnection comprising insulating layers and wiring layers stacked in plural stages on a circuit-formed surface of the semiconductor substrate, and a surface protecting layer (final protection) formed so as to cover the multi-layer interconnection. For example, the semiconductor substrate is formed of a single crystal silicon, the insulating layer is formed by a silicon oxide film, and the interconnection is formed by a metallic film such as aluminum (Al) or aluminum alloy film. A surface protecting film of thememory chips 12 is formed using, for example, a polyimide resin capable of improving an anti-α ray strength in memory. Surface protecting films of the buffer chips 10,control chip 14 andarithmetic chip 16 are each formed by an insulating film such as, for example, a silicon oxide or silicon nitride film, or an organic insulating film. As to thearithmetic chip 16, a further explanation thereof will be omitted because it is of substantially the same configuration as the buffer chips 10. - In each of the buffer chips10,
memory chips 12 andcontrol chip 14, plural electrode pads (10 a, 12 a, 14 a) are formed on a circuit-formed surface (10X, 12X, 14X) which is one main surface out of one main surface and the other main surface opposed to each other, as shown in FIGS. 3 and 7. The electrodes pads (10 a, 12 a, 14 a) of each chip are formed on the top wiring layer in the multi-layer interconnection of each chip and are exposed through a bonding opening formed in the surface protecting film of each chip. - As shown in FIG. 7(a), the
electrode pads 10 a of eachbuffer chip 10 are arranged along sides of a circuit-formedsurface 10X of the buffer chip. As shown in FIG. 7(b), theelectrode pads 12 a of eachmemory chip 12 are arranged along a central region which extends along a long-side center line out of two center lines in long (X) and short (Y) directions crossing each other of the circuit-formedsurface 12X of thememory chip 12. As shown in FIG. 7(c), theelectrode pads 14 a of thecontrol chip 14 are arranged along sides of the circuit-formedsurface 14X of the control chip. Thus, the electrode pads of eachbuffer chip 10 and thecontrol chip 14 are arranged in a four-side pad array, while theelectrode pads 12 a of thememory chip 12 are arranged in a central pad array. - As shown in FIG. 8(a), a
stud bump 11 is formed of, for example, gold (Au) as a salient electrode on eachelectrode pad 10 a of eachbuffer chip 10. As shown in FIG. 8(b), astud bump 13 is formed of, for example, Au as a salient electrode on eachelectrode pad 12 a of eachmemory chip 12. Further, as shown in FIG. 8(c), astud bump 15 is formed of, for example, Au as a salient electrode on eachelectrode pad 14 a of thecontrol chip 14. These stud bumps (11, 13, 15) are formed, for example, by a ball bonding method which uses Au wire and which utilizes both thermocompression bonding and ultrasonic oscillation. According to the ball bonding method, a ball is formed at the tip of Au wire and is then compression-bonded to an electrode pad on a chip under the application of ultrasonic oscillation, thereafter Au wire is cut off from the ball portion to form a bump. Thus, the stud bump formed on the electrode pad is firmly connected to the electrode pad. - In the top wiring layer of the
soft layer 4 in thewiring board 1 are formed plural lines 5 (see FIG. 3), plural lines 6 (see FIG. 4), plural lines 7 (see FIG. 5), and plural electrode pads 8 (see FIG. 6), though these are not illustrated in detail. - As shown in FIG. 3, each of the
plural lines 5 has aconnection part 5 a formed by a portion thereof, theconnection parts 5 a of thelines 5 being exposed through anopening 9 a formed in the insulatingfilm 9. The other portions of thelines 5 are covered with the insulatingfilm 9. Theconnection parts 5 a of thelines 5 are arranged correspondingly to theelectrode pads 10 a of eachbuffer chip 10. - As shown in FIG. 4, each of the
plural lines 6 has aconnection part 6 a formed by a portion thereof, theconnection parts 6 a of thelines 6 being exposed through anopening 9 b formed in the insulatingfilm 9. The other portions of thelines 6 are covered with the insulatingfilm 9. Theconnection parts 6 a of thelines 6 are arranged correspondingly to theelectrode pads 12 a of eachmemory chip 12. - As shown in FIG. 5, each of the
plural lines 7 has aconnection part 7 a formed by a portion thereof, theconnection parts 7 a of thelines 7 being exposed through anopening 9 c formed in the insulatingfilm 9. The other portions of thelines 7 are covered with the insulatingfilm 9. Theconnection parts 7 a of thelines 7 are arranged correspondingly to theelectrode pads 14 a of thecontrol chip 14. - As shown in FIG. 6,
plural electrode pads 8 are exposed through anopening 9 d formed in the insulatingfilm 9. Theelectrode pads 8 are formed by portions of plural lines formed in the top wiring layer of thesoft layer 4, the other portions of the plural lines being covered with the insulatingfilm 9. - The
plural connection parts plural electrode pads 8 are arranged in bottoms of theopenings wiring board 2 has theplural connection parts plural electrode pads 8 exposed on a surface of thewiring board 2 at positions deeper than onemain surface 2X in the depth direction from onemain surface 2X. - As shown in FIG. 3, each
buffer chip 10 is mounted in such a manner that its circuit-formedsurface 10X confronts onemain surface 2X of thewiring board 2. An anisotropicconductive resin 20, as an example of a bonding resin, is interposed between thebuffer chip 10 and thewiring board 2. With the anisotropicconductive resin 20, thebuffer chip 10 is bonded and fixed to thewiring board 2. - The plural stud bumps11 are disposed between the
electrode pads 10 a of eachbuffer chip 10 and theconnection parts 5 a of thewiring board 2 to provide an electrical connection between the two. The stud bumps 11 are compression-bonded to theconnection parts 5 a of thewiring board 2 with a thermoshrinking force (a shrinking force developed upon return from a heated state to a state of normal temperature) or a thermocuring shrinking force (a shrinking force developed upon curing of a thermosetting resin) of the anisotropicconductive resin 20 interposed between thewiring board 2 and thebuffer chip 10. A portion of a large number of conductive particles mixed into the anisotropicconductive resin 20 is interposed between the stud bumps 11 and theconnection parts 5 a of thewiring board 2. - The
connection parts 5 a of thewiring board 2 are each recessed in the depth direction of thewiring board 2. Eachstud bump 11 and the associatedconnection part 5 a are connected together in the interior of each such recess. By thus connecting thestud bump 11 and theconnection part 5 a in the interior of the recess, the volume of the anisotropicconductive resin 20 between onemain surface 2X of thewiring board 2 and the circuit-formedsurface 10X of eachbuffer chip 10 can be diminished by an amount corresponding to the depression quantity of the recess. - The stud bumps11 are connected in the
opening 9 a formed in the insulatingfilm 9 to theconnection parts 5 a disposed in the bottom of theopening 9 a. That is, the stud bumps 11 are connected to theconnection parts 5 a which are disposed at a deeper position than onemain surface 2X of thewiring board 2 in the depth direction from onemain surface 2X. By thus disposing theconnection parts 5 a at a position deeper than the onemain surface 2X of thewiring board 2, the volume of the anisotropicconductive resin 20 between onemain surface 2X of thewiring board 2 and the circuit-formedsurface 10X of thebuffer chip 10 can be diminished by an amount corresponding to the depth from onemain surface 2X to theconnection parts 5 a. - The recess of each
connection part 5 a is formed by an elastic deformation of theconnection part 5 a and thesoft layer 4. The recess thus based on such an elastic deformation can be formed with a compression-bonding force used at the time of mounting thebuffer chip 10 onto one main surface of thewiring board 2. In case of forming the recess by an elastic deformation of eachconnection part 5 a and thesoft layer 4, an elastic force of theconnection part 5 a and thesoft layer 4 acts on the associatedstud bump 11, so that the compression-bonding force between thestud bump 11 and theconnection part 5 a increases. - Even if the spacing between one
main surface 2X of thewiring board 2 and the circuit-formedsurface 10X of thebuffer chip 10 expands due to expansion in the thickness direction of the anisotropicconductive resin 20 and the stud bumps move upward accordingly, the depression quantity of the recess in eachconnection part 5 a varies following the movement of the associatedstud bump 11, so that theconnection parts 5 a of thewiring board 5 and the stud bumps 11 can be kept connected. - As shown in FIG. 4, each
memory chip 12 is mounted in a state such that its circuit-formedsurface 12X confronts onemain surface 2X of thewiring board 2. For example, anisotropicconductive resin 20 is interposed as a bonding resin between thememory chip 12 and thewiring board 2 and thememory chip 12 is bonded and fixed to thewiring board 2. - The plural stud bumps13 are each disposed between each
electrode pad 12 a of thememory chip 12 and eachconnection part 6 a of thewiring board 2 to provide an electric connection between the two. The stud bumps 13 are compression-bonded to theconnection parts 6 a of thewiring board 2 with a thermoshrinking force or a thermocuring shrinking force of the anisotropicconductive resin 20 interposed between thewiring board 2 and thememory chip 12. A portion of a large number of conductive particles mixed into the anisotropicconductive resin 20 is interposed between the stud bumps 13 and theconnection parts 6 a of thewiring board 1. - The
connection parts 6 a of thewiring board 2 are each recessed in the depth direction of the wiring board, and eachstud bump 13 and the associatedconnection part 6 a are connected together in the interior of each such recess as is the case with thebuffer chip 10. The stud bumps 13 are connected through theopening 9 b formed in the insulatingfilm 9 to theconenctions 6 a disposed in the bottom of theopening 9 b. Thus, similarly to the case with thebuffer chip 10, the stud bumps 13 are connected to theconnection parts 6 a which are disposed in a deeper position than onemain surface 2X of thewiring board 2 in the depth direction from onemain surface 2X. - As shown in FIG. 5, the circuit-formed
surface 14X of thecontrol chip 14 is mounted in a state such that its circuit-formedsurface 14X confronts onemain surface 2X of thewiring board 2. Between thecontrol chip 14 and thewiring board 2 is interposed, for example, an anisotropicconductive resin 20 as a bonding resin, and with this anisotropicconductive resin 20 thecontrol chip 14 is bonded and fixed to thewiring board 2. - The plural stud bumps15 are each disposed between each
electrode pad 14 a of thecontrol chip 14 and eachconnection part 7 a of thewiring board 2 to provide an electrical connection between the two. The stud bumps 15 are compression-bonded to theconnection parts 7 a of thewiring board 2 with a thermoshrinking force or a thermocuring shrinking force of the anisotropicconductive resin 20 interposed between thewiring board 2 and thecontrol chip 14. Between the stud bumps 15 and theconnection parts 7 a of thewiring board 2 is interposed a portion of a large number of conductive particles mixed into the anisotropicconductive resin 20. - The
connection parts 7 a of thewiring board 2 are recessed in the depth direction of thewiring board 2, and as the case with eachbuffer chip 10, eachstud bump 15 and the associatedconnection 7 a are connected together in the interior of each such recess. The stud bumps 15 are connected through theopening 9 c formed in the insulatingfilm 9 to theconnection parts 7 a disposed in the bottom of theopening 9 c. That is, as is the case with thebuffer chip 10, the stud bumps 15 are connected to theconnection parts 7 a disposed at a deeper position than onemain surface 2X of thewiring board 2 in the depth direction from onemain surface 2X. - As shown in FIG. 6,
electrodes 17 a of thecapacitors 17 are connected to theelectrode pads 8 electrically and mechanically bysolder 21. To control wetting and spreading of thesolder 21, the connection between thecapacitor electrodes 17 a and theelectrode pads 8 of thewiring board 2 is performed through theopening 9 d formed in the insulatingfilm 9. Thecapacitors 18 andresistors 19 are also mounted in the same way as in the mounting of thecapacitors 17. - As shown in FIG. 7, a pad array pitch P1 of each
buffer chip 10 is set at 110 [μm] or so. Pad array pitches P2, P3 of eachmemory chip 12 and thecontrol chip 14 are set at 80 [μm] or so. A plane size of each chip electrode pad depends on the pad array pitch and the narrower the pad array pitch, the smaller the plane size. On the other hand, the size of each stud bump formed on each chip electrode pad depends on the plane size of each electrode pad and the smaller the plane size of each electrode pad, the lower the stud bump height. That is, the stud bumps 13, 15 formed on the electrode pads of eachmemory chip 12 and thecontrol chip 14 are smaller in height than the stud bumps 11 formed on the electrode pads of eachbuffer chip 10. - In the case of a chip wherein the stud bump height is larger than the depth from one
main surface 2X of thewiring board 2 to theconnection parts wiring board 2 and the stud bumps can be connected together easily, but in the case of a chip wherein the stud bump height is smaller than the depth from onemain surface 2X of thewiring board 2 to the connection parts of the same board, the connection parts of thewiring board 2 and the stud bumps are difficult to be connected. - Therefore, in a chip having a narrow pad array pitch, namely, having a small plane size of electrode pads, the adoption of a multi-stage stud bump structure is effective in increasing the bump height. In this embodiment, as shown in FIG. 3, the stud bumps11 of each
buffer chip 10 are of a single stage bump structure. As shown in FIG. 4, the stud bumps of eachmemory chip 12 are each of a two-stage bump structure having abase bump 13 a formed on eachelectrode pad 12 a and astack bump 13 b stacked on thebase bump 13 a. As shown in FIG. 5, the stud bumps 15 of thecontrol chip 14 are each of a two-stage bump structure having abase bump 15 a formed on eachelectrode pad 14 a and astack bump 15 b stacked on thebase bump 15 a. As shown in FIG. 8, the height T1 of eachstud bump 11, the height T2 of eachstud bump 13, and the height T3 of eachstud bump 15 are almost equal. - By thus setting the chips different in array pitch almost equal in stud bump height, the stud bumps13, 15 can be connected to the
connection parts wiring board 2 also in thememory chips 12 andcontrol chip 14 which are narrow in pad array pitch. - As shown in FIG. 7(b), electrode pads 12 b of each
memory chip 12 are arranged in a central pad array. Also, the stud bumps 13 formed on the electrode pads 12 b are arranged in a central bump array. Thus, in the case where thememory chip 12 with the stud bumps 13 arranged in a central bump array is used in flip chip mounting , thememory chip 12 tilts with respect to themain surface 2X of thewiring board 2 because thechip 12 is not well-balanced. - Effective as a measure against such unbalanced bump array in the
memory chip 12 is to arrange theconnection parts 6 a of thewiring board 2 at a deeper position than onemain surface 2X of thewiring board 2 in the depth direction from one main surface. In this embodiment, as shown in FIG. 4, theconnection parts 6 a are defined in a deeper position than onemain surface 2X of thewiring board 2 by the insulatingfilm 9 which is formed above theconnection parts 6 a. By so arranging theconnection parts 6 a, at the time of flip-chip-mounting thememory chip 12, the height of the stud bumps 13 is absorbed by the depth from onemain surface 2X of thewiring board 2 to theconnection parts 6 a, so that the spacing between onemain surface 2X of the wiring board and the circuit-formedsurface 12X of thememory chip 12 becomes narrow and hence it is possible to suppress the tilt of the memory chip with respect to onemain surface 2X of thewiring board 2. - For disposing the
connection parts 6 a at a deeper position than onemain surface 2X of thewiring board 2 and thereby suppressing the tilt of thememory chip 12 relative to onemain surface 2X of the wiring board, it is necessary to form the insulatingfilm 9 and theopening 9 b in such a manner as to be present straddling the peripheral edge of thememory chip 12. That is, the plane size of the insulatingfilm 9 is set larger than that of eachmemory chip 12 and the plane size of theopening 9 b is made smaller than that of thememory chip 12, as shown in FIG. 10. In this embodiment, the insulatingfilm 9 is formed in a plane size which covers substantially the whole area of thewiring board 2, and theopening 9 b is formed in a plane size smaller than the plane size of thememory chip 12. Further, theopening 9 b is formed in a rectangular plane shape extending in the arranged direction of theconnection parts 6 a of thewiring board 2. - Next, a method of manufacturing the
MCM 1 will be described below with reference to FIGS. 11 to 15. - FIGS.11(a) and 11(b) are schematic sectional views for explaining a process of forming a stud bump of a multi-stage bump structure, FIG. 12 is a schematic sectional view for explaining a buffer chip mounting process, FIG. 13 is a schematic sectional view for explaining the buffer chip mounting process, FIG. 14 is a schematic section view for explaining a memory chip mounting process, and FIG. 15 is a schematic sectional view for explaining the memory chip mounting process.
- First,
electronic components wiring board 2 are provided. - Next, stud bumps are formed on the electrode pads of the buffer chips10,
memory chips 12,control chip 14 andarithmetic chip 16 in accordance with the ball bonding method. For the buffer chips 10 andarithmetic chip 16 there are formed stud bumps of a single stage bump structure. For thememory chips 12 andcontrol chip 14 there are formed stud bumps of a multi-stage bump structure (two stages in this embodiment). With eachmemory chip 12 as an example, a description will now be given about a method of forming a stud bump of a two-stage bump structure. First, amemory chip 12 is mounted on aheat stage 25, then as shown in FIG. 11(a), abase bump 13 a is formed on anelectrode pad 12 a of thememory chip 12 in accordance with the ball bonding method, and thereafter astack bump 13 b is formed on thebase bump 13 a, as shown in FIG. 11(b). By further forming a stack bump on thestack bump 13 b there can be formed a stud bump of a three- or more stage bump structure. - Next, an anisotropic
conductive resin 20 which has been processed in sheet (film) form is affixed to a buffer chip mounting area on onemain surface 2X of thewiring board 2. As the anisotropicconductive resin 20 there is used, for example, an epoxy thermosetting resin with a large number of conductive particles mixed therein. - Next, the
wiring board 2 is mounted onto astage 26A and thereafter, as shown in FIG. 12, thebuffer chip 10 is mounted through the anisotropicconductive resin 20 in the buffer chip mounting area on onemain surface 2X of thewiring board 2. The mounting of thebuffer chip 10 is performed in such a manner that its circuit-formedsurface 10X confronts onemain surface 2X of thewiring board 2. - Next, the
wiring board 2 is mounted onto aheat stage 26B, then, as shown in FIG. 13, thebuffer chip 10 is compression-bonded onto the wiring board under heating with use of atool 27, allowing eachstud bump 11 to be connected to the associatedconnection part 5 a of thewiring board 2, and this compression-bonded state is maintained until curing of the anisotropicconductive resin 20. At this time, thestud bump 11 is compression-bonded to theconnection part 5 a of thewiring board 2. In this process, by setting the depth from onemain surface 2X of thewiring board 2 to theconnection part 5 a shallower than the height of thestud bump 11, a recess is formed in the stud bump 11-connected portion in theconnection part 5 a with the compression-bonding force of thebuffer chip 10. In the interior of the recess theconnection part 5 a of thewiring board 2 and thestud bump 11 are connected together. Since the recess is formed by an elastic deformation of theconnection part 5 a and thesoft layer 4, an elastic force of theconnection part 5 a and thesoft layer 4 acts on thestud bump 11. - Next, by the same mounting method as that for the
buffer chip 10, thearithmetic chip 16 is mounted in an arithmetic chip mounting area on onemain surface 2X of thewiring board 2. - Next, an anisotropic
conductive resin 20 which has been processed in sheet (film) form is affixed to the memory chip mounting area on onemain surface 2X of thewiring board 2. As the anisotropicconductive resin 20 there is used, for example an epoxy thermosetting resin with a large number of conductive particles mixed therein. - Next, the
wiring board 2 is mounted onto thestage 26A, thereafter, as shown in FIG. 14, thememory chip 12 is mounted through the anisotropicconductive resin 20 in a memory chip mounting area on onemain surface 2X of thewiring board 2. The mounting of thememory chip 12 is performed so that its circuit-formedsurface 12X confronts onemain surface 2X of the wiring board. - Next, the wiring board is mounted onto the
heat stage 26B, thereafter, as shown in FIG. 15, thememory chip 12 is compression-bonded onto the wiring board under heating with use of atool 28, allowing astud bump 13 to be connected to the associatedconnection part 6 a, and then this compression-bonded state is held until curing of the anisotropicconductive resin 20. At this time, thestud bump 13 is compression-bonded to theconnection part 6 a of thewiring board 2. In this process, as is the case with thebuffer chip 10, a recess is formed with the compression-bonding force of thememory chip 12 in the portion of theconnection part 6 a to which thestud bump 13 is connected. Eachconnection part 6 a of thewiring board 2 and the associatedstud bump 13 are connected together in the interior of the recess. Since the recess is formed by an elastic deformation of theconnection part 6 a and thesoft layer 4, an elastic force of theconnection part 6 a and thesoft layer 4 acts on thestud bump 13. - In this process, moreover, since each stud bump is of a multi-stage bump structure, the stud bump can be connected to the associated
connection part 6 a of thewiring board 2 even in thememory chip 12 whose pad array pitch is narrow. - Further, in this process, since the
connection part 6 a is located at a position deeper than onemain surface 2X of thewiring board 2 by the insulatingfilm 9 which is formed above theconnection part 6 a, the height of thestud bump 13 is absorbed by the depth from onemain surface 2X of thewiring board 2 to theconnection part 6 a and hence the spacing between onemain surface 2X of thewiring board 2 and the circuit-formedsurface 12X of thesemiconductor chip 12 becomes narrow. If the spacing between onemain surface 2X of the wiring board and the memory chip circuit-formedsurface 12X becomes narrow, even if thememory chip 12 tilts in the course of the mounting process for example, onemain surface 2X of the wiring board supports thememory chip 12, and thus it is possible to prevent thememory chip 12 from tilting to such an extent as poses a problem in the structure after the mounting. - Where a particulate substance such as conductive particles or silica filler is contained in the bonding resin for bonding the chip, the particulate substance is sandwiched between one
main surface 2X of thewiring board 2 and the circuit-formedsurface 12X of thememory chip 12, so that the tilting of thememory chip 12 in the semiconductor chip mounting process is further suppressed. - Also, when the viscosity of the
bonding resin 20 in the semiconductor chip mounting process is high, the tilting of thememory chip 12 is suppressed with a resisting force against flowing of the bonding resin. Thus, by any of such mechanisms it is possible to suppress tilting of thememory chip 12 with respect to onemain surface 2X of thewiring board 2. - Next, by the same mounting method as that for the
memory chip 12, thecontrol chip 14 is mounted in a control chip mounting area on onemain surface 2X of thewiring board 2. Also in thecontrol chip 14 whose pad array pitch is narrow, eachstud bump 15 can be connected to the associatedconnection part 7 a of thewiring board 2. - The chip mounting order is not limited to the above order. For example, the memory chip and the control chip may be mounted first.
- Next,
solder paste 21 is applied onto theelectrode pads 8 of thewiring board 2, and thenpassive components solder paste 21 to fix the electrodes of the passive components and the electrode pads of thewiring board 2 to each other. - Then, ball-like solder bumps22 as connecting terminals are formed respectively on the surfaces of plural electrode pads disposed on the back side opposed to one main surface of the
wiring board 2, whereby theMCM 1 of this embodiment is almost completed. - Thus, according to this embodiment there are obtained the following effects.
- (1) In the
MCM 1, theplural connection parts 6 a are disposed at a deeper position than onemain surface 2X of thewiring board 2 in the depth direction from onemain surface 2X. According to this configuration, at the time of flip-chip-mounting the unbalanced bump-array memory chip 12, the height of the stud bumps 13 is absorbed by the depth from onemain surface 2X of thewiring board 2 to theconnection parts 6 a, with consequent narrowing of the spacing between onemain surface 2X of thewiring board 2 and the circuit-formedsurface 12X of thememory chip 12, whereby it is possible to suppress tilting of thememory chip 12 with respect to onemain surface 2X of thewiring board 2. - (2) In the
MCM 1, thewiring board 2 has the insulatingfilm 9 comprising onemain surface 2X on its own top surface, theopening 9 b formed in the insulatingfilm 9, and theconnection parts 6 a disposed in the bottom of theopening 9 b. The insulatingfilm 9 controls wetting and spreading of solder for soldered components (17, 18 and 19 in this embodiment) at the time of mounting of the components and ensures a sufficient bonding force of flip chip components (10, 12 and 14 in this embodiment) at the time of mounting of the components. According to this configuration, it is possible to easily form thewiring board 2 whereinplural connection parts 6 a are disposed at a deeper position than onemain surface 2X of thewiring board 2 in the depth direction from onemain surface 2X, so that it is possible to provide theMCM 1 wherein unbalanced bump-array memory chips 12 are mounted on onemain surface 2X of thewiring board 2 in accordance with the flip-chip method. - (3) In the
MCM 1, the stud bumps 13, 15 of thememory chips 12 andcontrol chip 14 each having a narrow pad array pitch are of a multi-stage bump structure. According to this configuration, even in thememory chips 12 andcontrol chip 14 each having a narrow pad array pitch, the stud bumps (13, 15) can be connected to the connection parts (6 a, 7 a) of thewiring board 2, so that the buffer chips 10,memory chips 12,control chip 14 andarithmetic chip 16, which are different in pad array pitch, can be mounted on asingle wiring board 2. - Although in this embodiment a central bump array has been described as an example of an unbalanced bump array on a chip, there are such other unbalanced bump arrays on a chip shown in FIGS.16(a)-16(c). FIG. 16(a) shows a central bump array wherein plural stud bumps 13 are arranged in a zigzag fashion. FIG. 16(b) shows a central bump array wherein plural stud bumps 13 are arranged in different stages. FIG. 16(c) shows a one-side bump array. Further examples of unbalanced bump arrays on a chip include one wherein a circuit-formed surface of a chip is divided into three equal areas and stud bumps are arranged in one of the three areas and one wherein the center of gravity of a semiconductor chip lies outside a polygon formed by joining bumps.
- The stud bumps13 used in this embodiment are of a two-stage bump structure to increase their height, but according to the depth from one
main surface 2X of thewiring board 2 to theconnection parts 6 a and a plane size of eachelectrode pad 12 a, there may be adopted such a three-stage bump structure as shown in FIG. 17 wherein astud bump 13 comprises abase bump 13 a connected to anelectrode pad 12 a, astack bump 13 b stacked on thebase bump 13 a, and astack bump 13 c stacked on thestack bump 13 b. - Although in the two-stage bump structure adopted in this embodiment the
base bump 13 a and thestack bump 13 b are almost equal in diameter, there may be adopted such a two-stage bump structure as shown in FIG. 18 which uses astud bump 13 comprising abase bump 13 a and astack bump 13 b different in diameter. In this case, by using Au wires of different diameters at the time of forming stud bumps in accordance with the ball bonding method there can be obtained abase bump 13 a and astack bump 13 b different in diameter. - Although in this embodiment stud bumps are used as salient electrodes formed on electrode pads of each semiconductor chip, no limitation is made thereto. For example, there may be used solder bumps having a composition of Pb-Sn. In this case, the solder bumps used are made of a material melting higher than the thermocompression bonding temperature which is adopted in mounting the semiconductor chip.
- Although in this embodiment the salient electrodes interposed between the electrode pads of each semiconductor chip and the connection parts of the wiring board are formed beforehand on the electrode pads of the chip, the salient electrodes may be formed beforehand on the connection parts of the wiring board.
- Although in this embodiment a sheet-like anisotropic conductive resin is used as the bonding resin for bonding and fixing each semiconductor chip onto the wiring board, this constitutes no limitation. For example, there may be used an anisotropic conductive resin paste (ACP: Anisotropic Conductive Paste) or a sheet-like non-conductive resin (NCF: Non Conductive Film).
- Now, a description will be given about the improvement of connection reliability in a moisture resistance test, with reference to FIGS. 19 and 20. FIG. 19 is a schematic sectional view showing a mounted state of a memory chip in an MCM according to the second embodiment of the present invention and FIG. 20 is a schematic sectional view showing a part of FIG. 19 on a larger scale. Stud bumps13 used in this embodiment are of a single-stage structure.
- In a flip-chip mounting structure using the anisotropic
conductive resin 20, it is important to ensure a high connection reliability in a moisture resistance test. Having evaluated moisture resistance for different thicknesses of the insulatingfilm 9 in thewiring board 2, the present inventors found out that the connection life between theconnection parts 6 a of thewiring board 2 and the stud bumps 13 was improved by thinning the insulatingfilm 9. This is presumed to be for the following reason. - In the ACF mounting method, with reference to a
memory chip 12 as an example, thememory chip 12 is put on thewiring board 2 through the anisotropicconductive resin 20 and is then compression-bonded onto the wiring board under heating, whereby it is fixed onto the wiring board, while stud bumps 13 are connected electrically to theconnection parts 6 a of thewiring board 2. At this time, the anisotropicconductive resin 20 is charged into theopening 9 b formed in the insulatingfilm 9. The anisotropicconductive resin 20 possesses a characteristic such that after curing thereof, its volume expands due to moisture absorption. The anisotropicconductive resin 20 charged into theopening 9 b in the stud bumps is thicker than the anisotropicconductive resin 20 charged between onemain surface 2X of thewiring board 2 and the circuit-formedsurface 12X of eachmemory chip 12, so that the amount of displacement resulting from expansion caused by moisture absorption also becomes large. When the recovery from an elastic deformation of thesoft layer 4 in thewiring board 2 can no longer follow the displacement between onemain surface 2X of thewiring board 2 and the circuit-formedsurface 12X of thememory chip 12 which displacement is caused by a hygroscopic expansion of the anisotropicconductive resin 20, there occurs connection imperfection between the stud bumps 13 and theconnection parts 6 a of thewiring board 2. Since the depth of theopening 9 b depends on the thickness of the insulatingfilm 9, the thinner the insulatingfilm 9, the shallower theopening 9 b, so that the volume of the anisotropicconductive resin 20 in the interior of theopening 9 b becomes smaller. Thus, it is presumed that the connection life between theconnection parts 6 a of the wiring board and the stud bumps 13 is improved by thinning the insulatingfilm 9. - The following are an example of evaluation results obtained under the conditions of temperature 85° C. and humidity 85%.
- (1) When the
thickness 9 t (see FIG. 20) of the insulatingfilm 9 on aline 6 was set at 25 [μm], the connection life was 96 h. - (2) When the
thickness 9 t of the insulatingfilm 9 on theline 6 was set at 20 [μm], the connection life was not shorter than 500 h. - (3) When the
thickness 9 t of the insulatingfilm 9 on the line was set at 15 [μm], the connection life was not shorter than 500 h. - Judging from the above results, it is preferable that the
thickness 9 t of the insulatingfilm 9 on theline 6 be not larger than 20 [μm]. - As the case may be, a large number of fillers are mixed into the insulating
film 9. In such a case, it is necessary that thethickness 9 t of the insulatingfilm 9 on theline 6 be made larger than the filler of the largest particle diameter out of the fillers mixed into the insulating film. If thethickness 9 t of the insulatingfilm 9 is made smaller than the filler of the largest particle diameter, the filler will jump out from the insulatingfilm 9. - When the stud bumps13 are made small for reliability improvement and the
thickness 9 t of the insulatingfilm 9 is made small accordingly, if the insulatingfilm thickness 9 t becomes so small as to be unsuitable for controlling wetting and spreading of solder of soldered components formed in surrounding positions, the insulating film thickness may be changed so as to be optimum, depending on places on thewiring board 2. - Although the present invention has been described above concretely on the basis of the above embodiments, it is apparent that the invention is not limited to those embodiments and that various modifications may be made within the scope not departing from the basic principles of the invention.
- The following is a brief description of typical effects attained by the present invention.
- It is possible to suppress tilting of a semiconductor chip relative to one main surface of a wiring board.
- Plural types of semiconductor chips different in array pitch can be mounted on a single wiring board.
Claims (41)
1. An electronic device comprising:
a semiconductor chip having a plurality of electrode pads on one main surface thereof;
a wiring board having a plurality of connection parts on one main surface thereof; and
a plurality of salient electrodes arranged in a line between the electrode pads of the semiconductor chip and the connection parts of the wiring board,
wherein the plural connection parts of the wiring board are located at a deeper position than said one main surface of the wiring board in a depth direction from said one main surface.
2. An electronic device according to claim 1 , wherein the wiring board further includes an insulating film formed on said one main surface thereof and an opening formed in the insulating film, and the plural connection parts are disposed in a bottom of the opening.
3. An electronic device according to claim 2 , wherein the insulating film is present straddling a peripheral edge of the semiconductor chip.
4. An electronic device according to claim 2 , wherein a plane size of the opening is smaller than that of the semiconductor chip, while a plane size of the insulating film is larger than that of the semiconductor chip.
5. An electronic device according to claim 1 , wherein the semiconductor chip is bonded to the wiring board through a bonding resin, and the salient electrodes are compression-bonded to the connection parts of the wiring board.
6. An electronic device according to claim 5 , wherein the bonding resin is an anisotropic conductive resin comprising an insulating resin with a large number of conductive particles mixed therein.
7. An electronic device according to claim 1 , wherein the plural salient electrodes are stud bumps.
8. An electronic device according to claim 1 , wherein the plural salient electrodes are solder bumps.
9. An electronic device according to claim 1 , wherein the wiring board has a multi-layer interconnection structure, and the plural connection parts thereof are respectively portions of plural lines formed on a top wiring layer of the wiring board.
10. An electronic device according to claim 1 , wherein the semiconductor chip is formed in a square or rectangular shape in plan, and the plural salient electrodes are disposed in any of three areas obtained by dividing said one main surface of the semiconductor chip into three equal areas.
11. An electronic device according to claim 10 , wherein a memory array is formed on the other two areas than the area where the salient electrodes are disposed out of the three areas on said one main surface of the semiconductor chip.
12. An electronic device according to claim 1 , wherein the plural salient electrodes are not arranged in a direction perpendicular to the direction in which they are arranged.
13. A method of manufacturing an electronic device, comprising the steps of:
providing a semiconductor chip, the semiconductor chip having a plurality of electrode pads arranged in a line in one direction on one main surface of the semiconductor chip and a plurality of salient electrodes disposed respectively on the electrode pads, and a wiring board, the wiring board having a plurality of connection parts arranged correspondingly to the plural salient electrodes at a deeper position than one main surface of the wiring board in a depth direction of said one main surface; and
interposing a bonding resin between said one main surface of the wiring board and said one main surface of the semiconductor chip and compression-bonding the semiconductor chip to said one main surface of the wiring board to electrically connect the salient electrodes of the semiconductor chip respectively to the connection parts of the wiring board.
14. A method according to claim 13 , wherein the wiring board further has an insulating film formed on said one main surface thereof and an opening formed in the insulating film, and the plural connection parts are disposed in a bottom of the opening.
15. A method according to claim 14 , wherein the insulating film is present straddling a peripheral edge of the semiconductor chip.
16. A method according to claim 14 , wherein a plane size of the opening is smaller than that of the semiconductor chip, while a plane size of the insulating film is larger than that of the semiconductor chip.
17. An electronic device comprising:
a first semiconductor chip having a plurality of first electrode pads arranged at a first array pitch on one main surface of the chip;
a second semiconductor chip having a plurality of second electrode pads arranged at a second array pitch smaller than the first array pitch on one main surface of the chip;
a wiring board having in a first area of one main surface thereof a plurality of first connection parts arranged correspondingly to the plural first electrode pads and in a second area of said one main surface different from the first area a plurality of second connection parts arranged correspondingly to the plural second electrode pads;
a plurality of first salient electrodes disposed respectively between the first electrode pads and the first connection parts and providing electric connections between the two; and
a plurality of second salient electrodes disposed respectively between the second electrode pads and the first connection parts and providing electric connections between the two;
the plural first connection parts and the plural second connection parts being disposed at a deeper position than said one main surface of the wiring board in a depth direction from said one main surface, and
the plural second salient electrodes being of a multi-stage bump structure having a larger number of stages than the plural first salient electrodes.
18. An electronic device according to claim 17 , wherein the wiring board further has an insulating film formed on said one main surface thereof, a first opening formed in the insulating film in the first area of said one main surface thereof, and a second opening formed in the insulating film in the second area of said one main surface thereof, the plural first connection parts are disposed in a bottom of the first opening, and the plural second connection parts are disposed in a bottom of the second opening.
19. An electronic device according to claim 17 , wherein the second salient electrodes are each of a multi-stage bump structure having a base bump connected to each of the second electrode pads of the second semiconductor chip and a stack bump stacked on the base bumps.
20. An electronic device according to claim 17 , wherein the second salient electrodes are each of a multi-stage bump structure having a base bump connected to each of the second electrode pads of the second semiconductor chip, a first stack bump stacked on the base bump, and a second stack bump stacked on the first stack bump.
21. An electronic device according to claim 17 , wherein the first and second salient electrodes are stud bumps.
22. An electronic device according to claim 17 , wherein the wiring board has a multi-layer interconnection structure, and the plural first and second connection parts thereof are respectively portions of plural lines formed on a top wiring layer of the wiring board.
23. An electronic device according to claim 17 , wherein the first and second semiconductor chips are bonded to the wiring board through a bonding resin.
24. An electronic device according to claim 23 , wherein the bonding resin is an anisotropic conductive resin comprising an insulating resin with a large number of conductive particles mixed therein.
25. A method of manufacturing an electronic device, comprising the steps of:
providing: a first semiconductor chip having a plurality of first electrode pads arranged at a first array pitch on one main surface thereof and a plurality of first salient electrodes connected respectively to the first electrode pads; a second semiconductor chip having a plurality of second electrode pads arranged at a second array pitch smaller than the first array pitch on one main surface thereof and a plurality of second salient electrodes connected respectively to the second electrode pads and having a multi-stage bump structure larger in the number of stages than the first salient electrodes; and a wiring board having an insulating film formed on one main surface thereof, a first opening formed in the insulating film in a first area of said one main surface, a second opening formed in the insulating film in a second area different from the first area of said one main surface, a plurality of first connection parts arranged in a bottom of the first opening correspondingly to the plural first salient electrodes, and a plurality of second connection parts arranged in a bottom of the second opening correspondingly to the plural second salient electrodes;
interposing a first bonding resin between the first area of said one main surface of the wiring board and said one main surface of the first semiconductor chip and compression-bonding the first semiconductor chip to the first area of said one main surface of the wiring board to electrically connect the first salient electrodes respectively to the first connection parts; and
interposing a second bonding resin between the second area of said one main surface of the wiring board and said one main surface of the second semiconductor chip and compression-bonding the second semiconductor chip to the second area of said one main surface of the wiring board to electrically connect the second salient electrodes respectively to the second connection parts.
26. An electronic device comprising:
a first semiconductor chip having a first electrode pad on one main surface thereof;
a second semiconductor chip having a second electrode pad on one main surface thereof, the second electrode pad having a plane area smaller than that of the first electrode pad;
a wiring board having: an insulating film formed on one main surface thereof; a first opening formed in the insulating film in a first area of said one main surface; a second opening formed in the insulating film in a second area different from the first area of said one main surface; a first connection part disposed in a bottom of the first opening; and a second connection part disposed in a bottom of the second opening;
a first salient electrode disposed between the first electrode pad and the first connection part to provide an electrical connection between the two; and
a second salient electrode disposed between the second electrode pad and the second connection part to provide an electrical connection between the two,
wherein the second salient electrode has a multi-stage bump structure larger in the number of stages than the first salient electrode.
27. An electronic device comprising:
a semiconductor chip having an electrode pad on one main surface thereof;
a wiring board having a connection part in a surface layer of one main surface thereof; and
a salient electrode disposed between the electrode pad of the semiconductor chip and the connection part of the wiring board to provide an electrical connection between the two,
the connection part of the wiring board being disposed at a deeper position than said one main surface of the wiring board in a depth direction from said one main surface, and
the salient electrode having a multi-stage bump structure.
28. An electronic device comprising:
a semiconductor chip having an electrode pad on one main surface thereof;
a wiring board having an insulating film formed on one main surface thereof, an opening formed in the insulating film, and a wiring a portion of which is disposed in a bottom of the opening and the remaining portion of which is covered with the insulating film;
a salient electrode disposed between the electrode pad and the wiring portion to provide an electrical connection between the two; and
a bonding resin interposed between the semiconductor chip and the wiring board and charged into the interior of the opening,
wherein the thickness of the insulating film present on the remaining portion of the wiring is not larger than 20 μm.
29. An electronic device comprising:
a semiconductor chip;
a plurality of salient electrodes arranged on one main surface of the semiconductor chip;
a wiring board;
an opening formed in one main surface of the wiring board; and
a plurality of connection parts formed in a bottom of the opening and connected to the plural salient electrodes respectively,
the plural salient electrodes being disposed along a first center line on said one main surface of the semiconductor chip.
30. An electronic device comprising:
a semiconductor chip;
a plurality of salient electrodes arranged on one main surface of the semiconductor chip;
a wiring board;
an opening formed in one main surface of the wiring board; and
a plurality of connection parts formed in a bottom of the opening and connected to the salient electrodes respectively,
the plural salient electrodes being arranged along a first straight line on said one main surface of the semiconductor chip.
31. An electronic device according to claim 30 , wherein said one main surface of the semiconductor chip is rectangular, and the first straight line intersects two short sides of said one main surface of the semiconductor chip.
32. An electronic device comprising:
a semiconductor chip;
a plurality of salient electrodes arranged on one main surface of the semiconductor chip;
a wiring board;
an opening formed in one main surface of the wiring board; and
a plurality of connection parts formed in a bottom of the opening and connected to the salient electrodes respectively,
wherein the center of gravity of the semiconductor chip is not included inside a polygon formed by joining the plural salient electrodes on said one main surface of the semiconductor chip.
33. An electronic device comprising:
a semiconductor chip having a plurality of electrode pads on one main surface thereof;
a wiring board having a plurality of connection parts exposed on a surface thereof; and
a plurality of salient electrodes arranged in a line between the electrode pads of the semiconductor chip and the connection parts of the wiring board,
wherein said connection parts of the wiring board are located at a deeper position than one main surface of the wiring board in a depth direction from said one main surface, and
wherein the semiconductor chip is formed in a quadrilateral shape in plan, and said salient electrodes are disposed in any of three areas obtained by dividing said one main surface of the semiconductor chip into three equal areas.
34. An electronic device according to claim 33 , wherein a memory array is formed on the other two areas than the area where the salient electrodes are disposed out of the three areas on said one main surface of the semiconductor chip.
35. An electronic device comprising:
a semiconductor chip comprising a main surface, a row of electrode pads and a dynamic random access memory each formed on the main surface, the dynamic random access memory having memory arrays arranged at both sides of the row of electrode pads and input/output circuitry arranged between the row of electrode pads and one of the memory arrays;
a wiring board having a plurality of connection parts exposed on a surface thereof; and
a plurality of salient electrodes formed on the row of electrode pads and electrically connected to the connection parts, respectively;
wherein the connection parts are located at a deeper position than one main surface of the wiring board in a depth direction from said one main surface of the wiring board.
36. An electronic device according to claim 35 , wherein the dynamic random access memory is SDRAM.
37. An electronic device according to claim 35 , wherein the semiconductor chip is formed in a quadrilateral shape in plan, and the salient electrodes are disposed in a center area of three areas obtained by dividing said one main surface of the semiconductor chip into three equal areas.
38. An electronic device according to claim 35 , wherein each said connection part has a recess, and the respective salient electrode connected thereto has a portion received in said recess.
39. An electronic device according to claim 38 , wherein the recess of each connection part is formed by an elastic deformation of the connection part and the wiring board.
40. An electronic device according to claim 39 , wherein the semiconductor chip is formed in a quadrilateral shape in plan, and the salient electrodes are disposed in a center area of three areas obtained by dividing one main surface of the semiconductor chip into three equal areas.
41. An electronic device according to claim 40 , wherein the dynamic random access memory is SDRAM.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/279,865 US20030102570A1 (en) | 2000-08-31 | 2002-10-25 | Electronic device and a method of manufacturing the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-262511 | 2000-08-31 | ||
JP2000262511A JP3822040B2 (en) | 2000-08-31 | 2000-08-31 | Electronic device and manufacturing method thereof |
US09/921,919 US6492737B1 (en) | 2000-08-31 | 2001-08-06 | Electronic device and a method of manufacturing the same |
US10/279,865 US20030102570A1 (en) | 2000-08-31 | 2002-10-25 | Electronic device and a method of manufacturing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/921,919 Continuation US6492737B1 (en) | 2000-08-31 | 2001-08-06 | Electronic device and a method of manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030102570A1 true US20030102570A1 (en) | 2003-06-05 |
Family
ID=18750182
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/921,919 Expired - Lifetime US6492737B1 (en) | 2000-08-31 | 2001-08-06 | Electronic device and a method of manufacturing the same |
US10/279,865 Abandoned US20030102570A1 (en) | 2000-08-31 | 2002-10-25 | Electronic device and a method of manufacturing the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/921,919 Expired - Lifetime US6492737B1 (en) | 2000-08-31 | 2001-08-06 | Electronic device and a method of manufacturing the same |
Country Status (6)
Country | Link |
---|---|
US (2) | US6492737B1 (en) |
JP (1) | JP3822040B2 (en) |
KR (1) | KR100776867B1 (en) |
CN (1) | CN1235286C (en) |
SG (1) | SG99937A1 (en) |
TW (1) | TW563214B (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050104220A1 (en) * | 2003-11-14 | 2005-05-19 | Stanley Electric Co., Ltd. | Semiconductor device and its manufacture method capable of preventing short circuit of electrodes when semiconductor device is mounted on sub-mount substrate |
US20080017873A1 (en) * | 2006-07-18 | 2008-01-24 | Sony Corporation | Device, method of manufacturing device, board, method of manufacturing board, mounting structure, mounting method, led display, led backlight and electronic device |
US20080087993A1 (en) * | 2006-07-28 | 2008-04-17 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20090218685A1 (en) * | 2008-03-03 | 2009-09-03 | Seiko Epson Corporation | Semiconductor module and method of producing the same |
US20100201002A1 (en) * | 2007-07-17 | 2010-08-12 | Mitsubishi Electric Corporation | Semiconductor device and process for producing same |
US9054290B2 (en) | 2010-06-29 | 2015-06-09 | Cooledge Lighting Inc. | Electronic devices with yielding substrates |
US9107272B2 (en) | 2010-01-04 | 2015-08-11 | Cooledge Lighting Inc. | Failure mitigation in arrays of light-emitting devices |
US9179510B2 (en) | 2009-06-27 | 2015-11-03 | Cooledge Lighting Inc. | High efficiency LEDs and LED lamps |
US9214615B2 (en) | 2012-06-07 | 2015-12-15 | Cooledge Lighting Inc. | Methods of fabricating wafer-level flip chip device packages |
US20170294469A1 (en) * | 2016-04-11 | 2017-10-12 | Samsung Electro-Mechanics Co., Ltd. | Substrate for camera module and camera module having the same |
USD933618S1 (en) | 2018-10-31 | 2021-10-19 | Asahi Kasei Microdevices Corporation | Semiconductor module |
US20220013493A1 (en) * | 2018-01-19 | 2022-01-13 | Mitsubishi Electric Corporation | Semiconductor device and power conversion device |
Families Citing this family (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4749656B2 (en) * | 2001-02-09 | 2011-08-17 | 台湾積體電路製造股▲ふん▼有限公司 | Manufacturing method of semiconductor device and semiconductor device obtained by this method |
FR2826153B1 (en) * | 2001-06-14 | 2004-05-28 | A S K | METHOD FOR CONNECTING A CHIP TO AN ANTENNA OF A RADIO FREQUENCY IDENTIFICATION DEVICE OF THE CONTACTLESS CHIP CARD TYPE |
SG122743A1 (en) | 2001-08-21 | 2006-06-29 | Micron Technology Inc | Microelectronic devices and methods of manufacture |
TWI245402B (en) * | 2002-01-07 | 2005-12-11 | Megic Corp | Rod soldering structure and manufacturing process thereof |
SG104293A1 (en) | 2002-01-09 | 2004-06-21 | Micron Technology Inc | Elimination of rdl using tape base flip chip on flex for die stacking |
US6975035B2 (en) * | 2002-03-04 | 2005-12-13 | Micron Technology, Inc. | Method and apparatus for dielectric filling of flip chip on interposer assembly |
SG115455A1 (en) * | 2002-03-04 | 2005-10-28 | Micron Technology Inc | Methods for assembly and packaging of flip chip configured dice with interposer |
SG111935A1 (en) | 2002-03-04 | 2005-06-29 | Micron Technology Inc | Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods |
SG121707A1 (en) | 2002-03-04 | 2006-05-26 | Micron Technology Inc | Method and apparatus for flip-chip packaging providing testing capability |
SG115459A1 (en) * | 2002-03-04 | 2005-10-28 | Micron Technology Inc | Flip chip packaging using recessed interposer terminals |
US6943434B2 (en) * | 2002-10-03 | 2005-09-13 | Fairchild Semiconductor Corporation | Method for maintaining solder thickness in flipchip attach packaging processes |
JP2004247530A (en) * | 2003-02-14 | 2004-09-02 | Renesas Technology Corp | Semiconductor device and manufacturing method thereof |
JP3565835B1 (en) * | 2003-04-28 | 2004-09-15 | 松下電器産業株式会社 | Wiring board, method of manufacturing the same, semiconductor device and method of manufacturing the same |
US6881074B1 (en) * | 2003-09-29 | 2005-04-19 | Cookson Electronics, Inc. | Electrical circuit assembly with micro-socket |
JP4427298B2 (en) * | 2003-10-28 | 2010-03-03 | 富士通株式会社 | Multi-step bump formation method |
JP4492233B2 (en) * | 2003-11-27 | 2010-06-30 | 株式会社デンソー | Semiconductor chip mounting structure and semiconductor chip mounting method |
US20050208749A1 (en) * | 2004-03-17 | 2005-09-22 | Beckman Michael W | Methods for forming electrical connections and resulting devices |
TWI243462B (en) * | 2004-05-14 | 2005-11-11 | Advanced Semiconductor Eng | Semiconductor package including passive component |
KR100642765B1 (en) | 2004-09-15 | 2006-11-10 | 삼성전자주식회사 | Microelectronic device chip including hybrid bump, package thereof, LCD apparatus having the same and method for fabricating the microelectronic device chip |
FR2875995B1 (en) * | 2004-09-24 | 2014-10-24 | Oberthur Card Syst Sa | METHOD FOR MOUNTING AN ELECTRONIC COMPONENT ON A SUPPORT, PREFERABLY MOU, AND ELECTRONIC ENTITY THUS OBTAINED, SUCH AS A PASSPORT |
KR100610144B1 (en) * | 2004-11-03 | 2006-08-09 | 삼성전자주식회사 | manufacturing method of chip-on-board package having flip chip assembly structure |
US20060284313A1 (en) * | 2005-06-15 | 2006-12-21 | Yongqian Wang | Low stress chip attachment with shape memory materials |
JP2007080592A (en) * | 2005-09-12 | 2007-03-29 | Fujitsu Component Ltd | Socket for mounting semiconductor device |
US7638861B2 (en) * | 2005-12-08 | 2009-12-29 | Fairchild Semiconductor Corporation | Flip chip MLP with conductive ink |
KR101135828B1 (en) * | 2005-12-08 | 2012-04-16 | 페어차일드 세미컨덕터 코포레이션 | Flip chip mlp with conductive ink |
CN101447443B (en) * | 2006-08-15 | 2010-06-02 | 南茂科技股份有限公司 | Method for manufacturing high-frequency integrated circuit encapsulation structure |
CN101578694B (en) * | 2006-12-27 | 2011-07-13 | 松下电器产业株式会社 | Conductive bump, method for manufacturing the conductive bump, semiconductor device and method for manufacturing the semiconductor device |
US20090014852A1 (en) * | 2007-07-11 | 2009-01-15 | Hsin-Hui Lee | Flip-Chip Packaging with Stud Bumps |
JP2009094353A (en) * | 2007-10-10 | 2009-04-30 | Furukawa Electric Co Ltd:The | Semiconductor device and method of manufacturing the same |
JP2009105209A (en) * | 2007-10-23 | 2009-05-14 | Nec Corp | Electronic device and method of manufacturing the same |
US20120236230A1 (en) * | 2009-11-20 | 2012-09-20 | Sharp Kabushiki Kaisha | Device substrate and method for manufacturing same |
TWI406376B (en) * | 2010-06-15 | 2013-08-21 | Powertech Technology Inc | Semiconductor chip package |
JP2012028513A (en) * | 2010-07-22 | 2012-02-09 | Elpida Memory Inc | Semiconductor device and manufacturing method of the same |
JP6024200B2 (en) * | 2012-05-18 | 2016-11-09 | 富士電機機器制御株式会社 | Electronic component mounting method on surface mount board |
JP2014053597A (en) * | 2012-08-09 | 2014-03-20 | Hitachi Chemical Co Ltd | Chip type electronic component and connection structure |
US20140055961A1 (en) * | 2012-08-23 | 2014-02-27 | Shayan Malek | Printed Circuit Boards with Recesses |
JP6067408B2 (en) * | 2013-02-20 | 2017-01-25 | スタンレー電気株式会社 | Flip-chip type semiconductor light emitting device, semiconductor device and manufacturing method thereof |
US9351436B2 (en) * | 2013-03-08 | 2016-05-24 | Cochlear Limited | Stud bump bonding in implantable medical devices |
JP6167375B2 (en) * | 2013-12-19 | 2017-07-26 | インテル・コーポレーション | Integrated circuit die device, integrated circuit die device encased with flexibility, and method of mounting an integrated circuit die encased with flexibility on a substrate |
KR102199991B1 (en) * | 2014-05-28 | 2021-01-11 | 엘지이노텍 주식회사 | Light emitting device and light unit having the same |
US10217712B2 (en) * | 2016-12-16 | 2019-02-26 | Advanced Semiconductor Engineering, Inc. | Semiconductor package and semiconductor process for manufacturing the same |
JP7385483B2 (en) * | 2020-01-27 | 2023-11-22 | キオクシア株式会社 | Semiconductor device and its manufacturing method |
CN111799241A (en) * | 2020-06-24 | 2020-10-20 | 霸州市云谷电子科技有限公司 | Bonding structure, manufacturing method thereof and display panel |
Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5075965A (en) * | 1990-11-05 | 1991-12-31 | International Business Machines | Low temperature controlled collapse chip attach process |
US5298460A (en) * | 1990-01-23 | 1994-03-29 | Sumitomo Electric Industries, Ltd. | Substrate for packaging a semiconductor device |
US5598036A (en) * | 1995-06-15 | 1997-01-28 | Industrial Technology Research Institute | Ball grid array having reduced mechanical stress |
US5615827A (en) * | 1994-05-31 | 1997-04-01 | International Business Machines Corporation | Flux composition and corresponding soldering method |
US5742100A (en) * | 1995-03-27 | 1998-04-21 | Motorola, Inc. | Structure having flip-chip connected substrates |
US5768109A (en) * | 1991-06-26 | 1998-06-16 | Hughes Electronics | Multi-layer circuit board and semiconductor flip chip connection |
US5874780A (en) * | 1995-07-27 | 1999-02-23 | Nec Corporation | Method of mounting a semiconductor device to a substrate and a mounted structure |
US5926694A (en) * | 1996-07-11 | 1999-07-20 | Pfu Limited | Semiconductor device and a manufacturing method thereof |
US6125043A (en) * | 1997-11-12 | 2000-09-26 | Robert Bosch Gmbh | Circuit board arrangement with accurately positioned components mounted thereon |
US6169329B1 (en) * | 1996-04-02 | 2001-01-02 | Micron Technology, Inc. | Semiconductor devices having interconnections using standardized bonding locations and methods of designing |
US6191493B1 (en) * | 1993-02-18 | 2001-02-20 | Mitsubishi Denki Kabushiki Kaisha | Resin seal semiconductor package and manufacturing method of the same |
US6204563B1 (en) * | 1998-01-19 | 2001-03-20 | Oki Electric Industry Co., Ltd. | Semiconductor device |
US6208525B1 (en) * | 1997-03-27 | 2001-03-27 | Hitachi, Ltd. | Process for mounting electronic device and semiconductor device |
US6214716B1 (en) * | 1998-09-30 | 2001-04-10 | Micron Technology, Inc. | Semiconductor substrate-based BGA interconnection and methods of farication same |
US6222280B1 (en) * | 1999-03-22 | 2001-04-24 | Micron Technology, Inc. | Test interconnect for semiconductor components having bumped and planar contacts |
US6242932B1 (en) * | 1999-02-19 | 2001-06-05 | Micron Technology, Inc. | Interposer for semiconductor components having contact balls |
US6281581B1 (en) * | 1997-03-12 | 2001-08-28 | International Business Machines Corporation | Substrate structure for improving attachment reliability of semiconductor chips and modules |
US6310780B1 (en) * | 1997-11-05 | 2001-10-30 | Nec Corporation | Surface mount assembly for electronic components |
US6324067B1 (en) * | 1995-11-16 | 2001-11-27 | Matsushita Electric Industrial Co., Ltd. | Printed wiring board and assembly of the same |
US6358762B1 (en) * | 1999-09-27 | 2002-03-19 | Hitachi, Ltd. | Manufacture method for semiconductor inspection apparatus |
US20020050652A1 (en) * | 1999-09-02 | 2002-05-02 | Salman Akram | Apparatus and methods of testing and assembling bumped devices using an anisotropically conductive layer |
US6410366B1 (en) * | 1998-09-30 | 2002-06-25 | Seiko Epson Corporation | Semiconductor device and manufacturing method thereof, circuit board and electronic equipment |
US6413102B2 (en) * | 1999-12-22 | 2002-07-02 | Micron Technology, Inc. | Center bond flip chip semiconductor carrier and a method of making and using it |
US6497943B1 (en) * | 2000-02-14 | 2002-12-24 | International Business Machines Corporation | Surface metal balancing to reduce chip carrier flexing |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3019511B2 (en) * | 1991-08-21 | 2000-03-13 | 富士ゼロックス株式会社 | Paper guide device for transfer material carrier |
JPH0546031U (en) * | 1991-11-21 | 1993-06-18 | 日本無線株式会社 | Multi-stage bump electric circuit element |
US5796165A (en) * | 1996-03-19 | 1998-08-18 | Matsushita Electronics Corporation | High-frequency integrated circuit device having a multilayer structure |
-
2000
- 2000-08-31 JP JP2000262511A patent/JP3822040B2/en not_active Expired - Fee Related
-
2001
- 2001-08-06 US US09/921,919 patent/US6492737B1/en not_active Expired - Lifetime
- 2001-08-08 TW TW090119334A patent/TW563214B/en not_active IP Right Cessation
- 2001-08-08 SG SG200104737A patent/SG99937A1/en unknown
- 2001-08-31 CN CNB011253703A patent/CN1235286C/en not_active Expired - Fee Related
- 2001-08-31 KR KR1020010053225A patent/KR100776867B1/en not_active IP Right Cessation
-
2002
- 2002-10-25 US US10/279,865 patent/US20030102570A1/en not_active Abandoned
Patent Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5298460A (en) * | 1990-01-23 | 1994-03-29 | Sumitomo Electric Industries, Ltd. | Substrate for packaging a semiconductor device |
US5075965A (en) * | 1990-11-05 | 1991-12-31 | International Business Machines | Low temperature controlled collapse chip attach process |
US5768109A (en) * | 1991-06-26 | 1998-06-16 | Hughes Electronics | Multi-layer circuit board and semiconductor flip chip connection |
US6191493B1 (en) * | 1993-02-18 | 2001-02-20 | Mitsubishi Denki Kabushiki Kaisha | Resin seal semiconductor package and manufacturing method of the same |
US5615827A (en) * | 1994-05-31 | 1997-04-01 | International Business Machines Corporation | Flux composition and corresponding soldering method |
US5742100A (en) * | 1995-03-27 | 1998-04-21 | Motorola, Inc. | Structure having flip-chip connected substrates |
US5598036A (en) * | 1995-06-15 | 1997-01-28 | Industrial Technology Research Institute | Ball grid array having reduced mechanical stress |
US5874780A (en) * | 1995-07-27 | 1999-02-23 | Nec Corporation | Method of mounting a semiconductor device to a substrate and a mounted structure |
US6324067B1 (en) * | 1995-11-16 | 2001-11-27 | Matsushita Electric Industrial Co., Ltd. | Printed wiring board and assembly of the same |
US6169329B1 (en) * | 1996-04-02 | 2001-01-02 | Micron Technology, Inc. | Semiconductor devices having interconnections using standardized bonding locations and methods of designing |
US5926694A (en) * | 1996-07-11 | 1999-07-20 | Pfu Limited | Semiconductor device and a manufacturing method thereof |
US6281581B1 (en) * | 1997-03-12 | 2001-08-28 | International Business Machines Corporation | Substrate structure for improving attachment reliability of semiconductor chips and modules |
US6208525B1 (en) * | 1997-03-27 | 2001-03-27 | Hitachi, Ltd. | Process for mounting electronic device and semiconductor device |
US6310780B1 (en) * | 1997-11-05 | 2001-10-30 | Nec Corporation | Surface mount assembly for electronic components |
US6125043A (en) * | 1997-11-12 | 2000-09-26 | Robert Bosch Gmbh | Circuit board arrangement with accurately positioned components mounted thereon |
US6204563B1 (en) * | 1998-01-19 | 2001-03-20 | Oki Electric Industry Co., Ltd. | Semiconductor device |
US6214716B1 (en) * | 1998-09-30 | 2001-04-10 | Micron Technology, Inc. | Semiconductor substrate-based BGA interconnection and methods of farication same |
US6410366B1 (en) * | 1998-09-30 | 2002-06-25 | Seiko Epson Corporation | Semiconductor device and manufacturing method thereof, circuit board and electronic equipment |
US6242932B1 (en) * | 1999-02-19 | 2001-06-05 | Micron Technology, Inc. | Interposer for semiconductor components having contact balls |
US6222280B1 (en) * | 1999-03-22 | 2001-04-24 | Micron Technology, Inc. | Test interconnect for semiconductor components having bumped and planar contacts |
US20020050652A1 (en) * | 1999-09-02 | 2002-05-02 | Salman Akram | Apparatus and methods of testing and assembling bumped devices using an anisotropically conductive layer |
US6358762B1 (en) * | 1999-09-27 | 2002-03-19 | Hitachi, Ltd. | Manufacture method for semiconductor inspection apparatus |
US6413102B2 (en) * | 1999-12-22 | 2002-07-02 | Micron Technology, Inc. | Center bond flip chip semiconductor carrier and a method of making and using it |
US6497943B1 (en) * | 2000-02-14 | 2002-12-24 | International Business Machines Corporation | Surface metal balancing to reduce chip carrier flexing |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070145554A1 (en) * | 2003-11-14 | 2007-06-28 | Stanley Electric Co., Ltd. | Semiconductor device and its manufacture method capable of preventing short circuit of electrodes when semiconductor device is mounted on sub-mount substrate |
US7285858B2 (en) * | 2003-11-14 | 2007-10-23 | Stanley Electric Co., Ltd. | Semiconductor device and its manufacture method capable of preventing short circuit of electrodes when semiconductor device is mounted on sub-mount substrate |
US7470987B2 (en) | 2003-11-14 | 2008-12-30 | Stanley Electric Co., Ltd. | Semiconductor device and its manufacture method capable of preventing short circuit of electrodes when semiconductor device is mounted on sub-mount substrate |
US20050104220A1 (en) * | 2003-11-14 | 2005-05-19 | Stanley Electric Co., Ltd. | Semiconductor device and its manufacture method capable of preventing short circuit of electrodes when semiconductor device is mounted on sub-mount substrate |
US8232640B2 (en) * | 2006-07-18 | 2012-07-31 | Sony Corporation | Device, method of manufacturing device, board, method of manufacturing board, mounting structure, mounting method, LED display, LED backlight and electronic device |
US20080017873A1 (en) * | 2006-07-18 | 2008-01-24 | Sony Corporation | Device, method of manufacturing device, board, method of manufacturing board, mounting structure, mounting method, led display, led backlight and electronic device |
US20080087993A1 (en) * | 2006-07-28 | 2008-04-17 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method of manufacturing the same |
US7728429B2 (en) * | 2006-07-28 | 2010-06-01 | Panasonic Corporation | Semiconductor device having recessed connector portions |
US20100201002A1 (en) * | 2007-07-17 | 2010-08-12 | Mitsubishi Electric Corporation | Semiconductor device and process for producing same |
US8236666B2 (en) * | 2007-07-17 | 2012-08-07 | Mitsubishi Electric Corporation | Semiconductor device and process for producing same |
US20090218685A1 (en) * | 2008-03-03 | 2009-09-03 | Seiko Epson Corporation | Semiconductor module and method of producing the same |
US7986046B2 (en) * | 2008-03-03 | 2011-07-26 | Seiko Epson Corporation | Semiconductor module and method of producing the same |
US9179510B2 (en) | 2009-06-27 | 2015-11-03 | Cooledge Lighting Inc. | High efficiency LEDs and LED lamps |
US9107272B2 (en) | 2010-01-04 | 2015-08-11 | Cooledge Lighting Inc. | Failure mitigation in arrays of light-emitting devices |
US9054290B2 (en) | 2010-06-29 | 2015-06-09 | Cooledge Lighting Inc. | Electronic devices with yielding substrates |
US9252373B2 (en) | 2010-06-29 | 2016-02-02 | Cooledge Lighting, Inc. | Electronic devices with yielding substrates |
US9426860B2 (en) | 2010-06-29 | 2016-08-23 | Cooledge Lighting, Inc. | Electronic devices with yielding substrates |
US9214615B2 (en) | 2012-06-07 | 2015-12-15 | Cooledge Lighting Inc. | Methods of fabricating wafer-level flip chip device packages |
US9231178B2 (en) | 2012-06-07 | 2016-01-05 | Cooledge Lighting, Inc. | Wafer-level flip chip device packages and related methods |
US20170294469A1 (en) * | 2016-04-11 | 2017-10-12 | Samsung Electro-Mechanics Co., Ltd. | Substrate for camera module and camera module having the same |
US10270948B2 (en) * | 2016-04-11 | 2019-04-23 | Samsung Electro-Mechanics Co., Ltd. | Substrate for camera module and camera module having the same |
TWI720081B (en) * | 2016-04-11 | 2021-03-01 | 南韓商三星電機股份有限公司 | Substrate for camera module and camera module having the same |
US20220013493A1 (en) * | 2018-01-19 | 2022-01-13 | Mitsubishi Electric Corporation | Semiconductor device and power conversion device |
USD933618S1 (en) | 2018-10-31 | 2021-10-19 | Asahi Kasei Microdevices Corporation | Semiconductor module |
Also Published As
Publication number | Publication date |
---|---|
US6492737B1 (en) | 2002-12-10 |
KR20020018591A (en) | 2002-03-08 |
JP2002076057A (en) | 2002-03-15 |
SG99937A1 (en) | 2003-11-27 |
TW563214B (en) | 2003-11-21 |
JP3822040B2 (en) | 2006-09-13 |
KR100776867B1 (en) | 2007-11-16 |
CN1235286C (en) | 2006-01-04 |
CN1340857A (en) | 2002-03-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6492737B1 (en) | Electronic device and a method of manufacturing the same | |
JP4149377B2 (en) | Manufacturing method of semiconductor device | |
US6414381B1 (en) | Interposer for separating stacked semiconductor chips mounted on a multi-layer printed circuit board | |
US6828174B2 (en) | Semiconductor device and a method of manufacturing the same | |
US6555917B1 (en) | Semiconductor package having stacked semiconductor chips and method of making the same | |
US6489181B2 (en) | Method of manufacturing a semiconductor device | |
US20080029884A1 (en) | Multichip device and method for producing a multichip device | |
US20090032913A1 (en) | Component and assemblies with ends offset downwardly | |
US6952047B2 (en) | Assemblies having stacked semiconductor chips and methods of making same | |
US6294838B1 (en) | Multi-chip stacked package | |
KR20060060605A (en) | Semiconductor device | |
JP2001077294A (en) | Semiconductor device | |
US20040130036A1 (en) | Mult-chip module | |
JP4538830B2 (en) | Semiconductor device | |
KR100533847B1 (en) | Stacked flip chip package using carrier tape | |
US20030048624A1 (en) | Low-height multi-component assemblies | |
JP2002026073A (en) | Semiconductor device and its manufacturing method | |
US6963129B1 (en) | Multi-chip package having a contiguous heat spreader assembly | |
JP2006066551A (en) | Method for manufacturing semiconductor device | |
JP2001332681A (en) | Semiconductor device | |
US6433415B2 (en) | Assembly of plurality of semiconductor devices | |
KR100370851B1 (en) | semiconductor package | |
JPH11340366A (en) | Semiconductor device | |
JPH10247666A (en) | Semiconductor device | |
JP2000133766A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RENESAS TECHNOLOGY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HITACHI, LTD.;REEL/FRAME:014244/0278 Effective date: 20030912 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |