US20030102556A1 - Semiconductor integrated circuit device - Google Patents
Semiconductor integrated circuit device Download PDFInfo
- Publication number
- US20030102556A1 US20030102556A1 US10/160,189 US16018902A US2003102556A1 US 20030102556 A1 US20030102556 A1 US 20030102556A1 US 16018902 A US16018902 A US 16018902A US 2003102556 A1 US2003102556 A1 US 2003102556A1
- Authority
- US
- United States
- Prior art keywords
- integrated circuit
- chip
- semiconductor integrated
- pads
- pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48253—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a potential ring of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4943—Connecting portions the connecting portions being staggered
- H01L2224/49433—Connecting portions the connecting portions being staggered outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01037—Rubidium [Rb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01088—Radium [Ra]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10161—Shape being a cuboid with a rectangular active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10162—Shape being a cuboid with a square active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15173—Fan-out arrangement of the internal vias in a single layer of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Definitions
- the present invention relates to a semiconductor integrated circuit device of an SIP (System In a Package) using semiconductor integrated circuit chips with I/F (Interface) functions added thereto.
- SIP System In a Package
- I/F Interface
- FIG. 18 is a plan view showing a semiconductor integrated circuit device (related art example 1) of a conventional SIP (System In a Package).
- reference numeral 10 indicates a bonding pad (bonding PAD)
- reference numeral 20 indicates a semiconductor integrated circuit chip A (Chip A) disposed on the bonding PAD 10
- reference numeral 35 indicates a semiconductor integrated circuit chip B (Chip B) excluding I/F functions, which is disposed on the bonding PAD 10 , respectively.
- Reference numerals 40 a - 40 e and 43 a - 43 e respectively indicate pads (PADs) of the Chip A 20
- reference numerals 41 a - 41 e and 42 a - 42 d respectively indicate pads (PADs) of the Chip B 35
- Reference numerals 50 a - 50 f and 51 a - 51 i respectively indicate connecting leads (LEADs) disposed around the bonding PAD 10
- Reference numerals 60 b , 60 d and 60 e respectively indicate bonding wires for connecting the Chip A 20 and the Chip b 35 or LEADs 50 a - 50 f .
- Reference numerals 62 a , 62 b , 62 d and 62 f respectively indicate bonding wires for connecting the Chip A 20 and the LEADs 51 a - 51 i .
- Reference numerals 61 a - 61 d respectively indicate bonding wires for connecting the Chip B 35 and the LEADs 50 a - 50 f.
- the bonding wires 62 b and 62 d respectively connect the PADs 43 a and 43 b of the Chip A 20 to the LEADs 51 b and 51 d .
- the bonding wires 61 a , 61 b , 61 c and 61 d respectively connect the PADs 42 a , 42 b , 42 c and 42 d of the Chip B 35 to the LEADs 50 a , 50 c , 50 d and 50 e .
- the bonding wire 60 d connects the PAD 40 d of the Chip A 20 to the PAD 41 d of the Chip B 35 .
- bonding wires 62 b , 62 d , 61 a , 61 b , 61 c , 61 d and 60 d are those for connecting between the adjacent PADs and LEADs or between the adjacent PADs, they are not wired so as to straddle the Chip A 20 or the Chip B 35 .
- the bonding wires 60 b and 60 e respectively connect the PADs 40 b and 40 e of the Chip A 20 to the LEADs 50 b and 50 f
- the bonding wires 62 a and 62 f respectively connect the PADs 40 a and 40 c of the Chip A 20 to the LEADs 51 a and 51 f . Since these bonding wires 60 b , 60 e , 62 a and 62 f are those for connecting between non-adjacent PADs and LEADs, they are wired so as to extend across the Chip A 20 or Chip B 35 .
- FIG. 19 is a plan view showing a semiconductor integrated circuit device (related art example 2) of a conventional SIP (System In a Package).
- reference numeral 16 indicates a bonding PAD
- reference numeral 253 indicates a Chip A disposed on the bonding PAD 16
- reference numeral 254 indicates a Chip B disposed on the bonding PAD 16 , respectively.
- Reference numerals 311 a - 311 h and 311 p indicate PADs of the Chip A 253
- reference numerals 312 i and 312 j indicate PADs of the Chip B 254 , respectively.
- Reference numerals 321 a , 321 c , 321 e , 321 g , 321 i and 321 j respectively indicate signal LEADs disposed around the bonding PAD 16
- reference numerals 322 b , 322 d , 322 f , 322 h and 322 p respectively indicate power LEADs.
- Reference numerals 361 a and 361 b indicate bonding PAD fixing LEADs respectively.
- Reference numerals 352 a - 352 h , 353 i and 353 j indicate bonding wires respectively.
- the signal LEADs 321 a , 321 c , 321 e , 321 g , 321 i and 321 j are respectively connected to the PADs 311 a , 311 c , 311 e and 311 g of the Chip A 253 and the PADs 312 i and 312 j of the Chip B 254 by the bonding wires 352 a , 352 c , 352 e , 352 g , 353 i and 353 j .
- the power LEADs 322 b , 322 d , 322 f , 322 h and 322 p are respectively connected to the PADs 311 b , 311 d , 311 f , 311 h and 311 p of the Chip A 253 by the bonding wires 352 b , 352 d , 352 f , 352 h and 352 p .
- the bonding PAD 16 is fixed by the bonding PAD fixing LEADs 301 a and 361 b.
- the PADs 311 b , 311 d , 311 f , 311 h and 311 p are connected to their corresponding power LEADs 322 b , 322 d , 322 f , 322 h and 322 p and supplied with power, the power LEADs identical in number to the PADs supplied with the power are provided.
- This invention has been made to solve the foregoing drawbacks. It is therefor an object of the present invention to obtain a semiconductor integrated circuit device capable of easily and reliably connecting bonding wires between PADs and LEADs.
- a semiconductor integrated circuit device including at least two semiconductor integrated circuit chips respectively provided with a plurality of PADs, a plurality of LEADs disposed around arrays of the semiconductor integrated circuit chips, and a plurality of bonding wires, wherein the plurality of bonding wires are connected so as not to straddle one semiconductor integrated circuit chip and allow wiring between the PADs of the other integrated circuit chip and the LEADs.
- a semiconductor integrated circuit device including a semiconductor integrated circuit chip provided with a plurality of PADs, a plurality of LEADs disposed around the semiconductor integrated circuit chip, and two bonding wires for connecting one LEAD of the plurality of LEADs to the two PADs of the plurality of PADs.
- a semiconductor integrated circuit device including a semiconductor integrated circuit chip provided with a plurality of PADs, a plurality of LEADs disposed around the semiconductor integrated circuit chip, and a bonding wire for connecting between power supplies lying within the semiconductor integrated circuit chip.
- power enhancement can be made between the power supplies, and the area of a power supply wiring region can be reduced to diminish the area of the semiconductor integrated circuit chip.
- a semiconductor integrated circuit device including a semiconductor integrated circuit chip provided with a plurality of PADs, one or a plurality of LEADs disposed around an array of the semiconductor integrated circuit chip, and a plurality of bonding wires. At least one LEAD of the plurality of LEADs is connected to two or more PADs of the plurality of PADs by the corresponding bonding wires of the plurality of bonding wires.
- the plurality of PADs lying within a semiconductor integrated circuit chip can be supplied with power.
- a semiconductor integrated circuit device including a semiconductor integrated circuit chip provided with a plurality of PADs, and a plurality of temperature sensors for measuring a temperature distribution within the semiconductor integrated circuit chip.
- FIG. 1 is a plan view showing a semiconductor integrated circuit device according to a first embodiment of the present invention
- FIG. 2 is a plan view illustrating a semiconductor integrated circuit device according to a second embodiment of the present invention.
- FIG. 3 is a plan view depicting a semiconductor integrated circuit device according to a third embodiment of the present invention.
- FIG. 4 is a cross-sectional view taken along line IV-IV of FIG. 3;
- FIG. 5 is a cross-sectional view taken along line V-V of FIG. 3;
- FIG. 6 is a plan view showing a semiconductor integrated circuit device according to a fourth embodiment of the present invention.
- FIG. 7 is a cross-sectional view taken along line VII-VII of FIG. 6;
- FIG. 8 is a plan view illustrating a semiconductor integrated circuit device according to a fifth embodiment of the present invention.
- FIG. 9 is a cross-sectional view taken along IX-IX of FIG. 8;
- FIG. 10 is a plan view showing a semiconductor integrated circuit device according to a sixth embodiment of the present invention.
- FIG. 11 is a plan view depicting a semiconductor integrated circuit device according to a seventh embodiment of the present invention.
- FIG. 12 is a plan view illustrating a semiconductor integrated circuit device according to an eighth embodiment of the present invention.
- FIG. 13 is a plan view showing a semiconductor integrated circuit device according to a ninth embodiment of the present invention.
- FIG. 14 is a plan view illustrating a semiconductor integrated circuit device according to a tenth embodiment of the present invention.
- FIG. 15 is a diagrammatic illustration of the semiconductor integrated circuit device according to the tenth embodiment of the present invention.
- FIG. 16 is a plan view showing a semiconductor integrated circuit device according to an eleventh embodiment of the present invention.
- FIG. 17 is a plan view illustrating a semiconductor integrated circuit device according to a twelfth embodiment of the present invention.
- FIG. 18 is a plan view showing a semiconductor integrated circuit device (related art example 1) of a conventional SIP.
- FIG. 19 is a plan view illustrating a semiconductor integrated circuit device (related art example 2) of a conventional SIP.
- FIG. 1 is a plan view showing a semiconductor integrated circuit device according to a first embodiment of the present invention.
- reference numeral 1 indicates a semiconductor integrated circuit device.
- Reference numeral 10 indicates a bonding pad (bonding PAD)
- reference numeral 20 indicates a semiconductor integrated circuit chip A (Chip A) disposed on the bonding PAD 10
- reference numeral 30 indicates a semiconductor integrated circuit chip B (Chip B) including interface functions (I/F functions), which is disposed on the bonding PAD 10 , respectively.
- Reference numerals 40 a - 40 e indicate pads (PADs) of the Chip A 20
- reference numerals 41 a - 41 e and 42 a - 42 d indicate pads (PADs) of the Chip B 30
- Reference numerals 50 a - 50 d indicate leads (LEADs) disposed around arrays of the Chip A 20 and Chip B 30 disposed on the bonding PAD 10
- Reference numerals 60 a - 60 e and 61 a - 61 d respectively indicate bonding wires.
- Reference numeral 70 a indicates a wiring element which carries out the I/F function of the Chip B 30
- reference numeral 70 b indicates a driver element which performs the I/F function of the Chip B 30
- reference numeral 70 c indicates a receiver element which performs the I/F function of the Chip B 30
- reference numeral 70 d indicates a bidirectional buffer element which carries out the I/F function of the Chip B 30 , respectively.
- the PADs 40 a , 40 b , 40 c , 40 d and 40 e of the Chip A 20 are respectively connected to the PADs 41 a , 41 b , 41 c , 41 d and 41 e of the Chip B 30 by the bonding wires 60 a , 60 b , 60 c , 60 d and 60 e .
- the PADs 42 a , 42 b , 42 c and 42 d of the Chip B 30 are respectively connected to the LEAds 50 a , 50 b , 50 c and 50 d by the bonding wires 61 a , 61 b , 61 c and 61 d.
- the wiring element 70 a which carries out the I/F function, is connected between the PAD 41 a and PAD 42 a of the Chip B 30 .
- the driver element 70 b which performs the I/F function, is connected between the PAD 41 b and PAD 42 c of the Chip B 30 .
- the receiver element 70 c which performs the I/F function, is connected between the PAD 41 c and PAD 42 b of the Chip B 30 .
- the bidirectional buffer element 70 d which carries out the I/F function, is connected between the PAD 41 d and PAD 41 e of the Chip B 30 and the PAD 42 d thereof.
- the Chip B 30 including the I/F functions is disposed between the Chip A 20 and the LEADs 50 a through 50 d to wire between the Chip A 20 and the LEADs 50 a - 50 d .
- the PAD 40 a of the Chip A 20 and the LEAD 50 a are connected to each other, they are connected via the wiring element 70 a of the Chip B 30 .
- the PAD 40 b of the Chip A 20 and the LEAD 50 c are connected to each other, they are connected via the driver element 70 b of the Chip B 30 .
- driver element 70 b and receiver element 70 c of the Chip B 30 are provided so as to intersect within the Chip B 30 in FIG. 1, other wiring element 70 a and the bidirectional buffer element 70 d may be provided so as to intersect other elements respectively. While the wiring element 70 a , the driver element 70 b , the receiver element 70 c and the bidirectional buffer element 70 d are provided as the I/F functions one by one in FIG. 1, each of the I/F functions may comprise at least one type of element selected from a set comprising these four types of elements.
- the PAD 40 a of the Chip A 20 is connected to the LEAD 50 a through the wiring element 70 a of the Chip B 30 , the transfer of a signal between the PAD 40 a and the LEAD 50 a (when the LEAD 50 a is of a signal LEAD) or the supply of power therebetween (when the LEAD 50 a is of a power LEAD) is performed.
- the semiconductor integrated circuit device 1 includes at least two semiconductor integrated circuit chips (Chip A 20 and Chip B 30 ) respectively provided with a plurality of PADs (PADs 40 a - 40 e , 41 a - 41 e and 42 a - 42 d ), a plurality of LEADs (LEADs 50 a - 50 d ) disposed around the arrays of the semiconductor integrated circuit chips, and a plurality of bonding wires (bonding wires 60 a - 60 e and 61 a - 61 d ).
- PADs 40 a - 40 e PADs 40 a - 40 e , 41 a - 41 e and 42 a - 42 d
- LEADs 50 a - 50 d LEADs
- bonding wires 60 a - 60 e and 61 a - 61 d bonding wires 60 a - 60 e and 61 a - 61 d
- the plurality of bonding wires are connected so as not to straddle one semiconductor integrated circuit chip (Chip B 30 ) and allow wiring between the PADs (PADs 40 a - 40 e ) of the other semiconductor integrated circuit chip (Chip A 20 ) and the LEADs (LEADs 50 - 50 d ).
- the semiconductor integrated circuit device 1 is configured such that one semiconductor integrated circuit chip (Chip B 30 ) has the I/F functions between the other semiconductor integrated circuit chip (Chip A 20 ) and the LEADs (LEADs 50 a - 50 d ).
- each of the I/F functions includes at least one element selected from the set of the wiring element ( 70 a ), driver element ( 70 b ), receiver element ( 70 c ) and bidirectional buffer element ( 70 d ).
- an advantageous effect is obtained in that since the Chip A 20 and the LEADs 50 a - 50 d are connected to one another through the Chip B 30 including the I/F functions, the electrical wiring of long bonding wires that straddle the Chip B 30 , can be eliminated, and the wires lying between the Chip A 20 and the LEADs 50 a - 50 d can also be crossed each other. Further, an advantageous effect is obtained in that the Chip A 20 and the LEADs 50 a - 50 d can be connected to one another via the driver element 70 b , receiver element 70 c and bidirectional buffer element 70 d.
- FIG. 2 is a plan view showing a semiconductor integrated circuit device according to a second embodiment of the present invention.
- reference numeral 2 indicates a semiconductor integrated circuit device.
- Reference numeral 11 indicates a bonding pad (bonding PAD)
- reference numeral 21 indicates a semiconductor integrated circuit chip A (Chip A) disposed on the bonding PAD 11
- reference numeral 80 indicates a semiconductor integrated circuit chip (I/F Chip) including interface functions (I/F functions), which is disposed on the bonding PAD 11
- reference numeral 31 indicates a semiconductor integrated circuit chip (Chip B) disposed between portions where the I/F functions of the I/F chip 80 are provided, respectively.
- Reference numerals 90 a - 90 d indicate pads (PADs) of the Chip A 21
- reference numerals 91 a - 91 d , 92 a - 92 e , 95 a - 95 e and 96 a - 96 d indicate pads (PADs) of the I/F Chip 80
- reference numerals 93 a - 93 e and 94 a - 94 e indicate pads (PADs) of the Chip B 31 , respectively.
- Reference numerals 100 a - 100 d respectively indicate leads (LEADs) disposed around arrays of the Chip A 21 and I/F Chip 80 disposed on the bonding PAD 11 .
- Reference numerals 110 a - 110 d , 111 a - 111 e , 112 a - 112 e , and 113 a - 113 d indicate bonding wires respectively.
- Reference numerals 120 a and 121 a respectively indicate wiring elements which carry out I/F functions of the I/F Chip 80 .
- Reference numerals 120 b and 121 b respectively indicate driver elements which carry out I/F functions of the I/F Chip 80 .
- Reference numerals 120 c and 121 c respectively indicate receiver elements which carry out I/F functions of the I/F Chip 80 .
- Reference numerals 120 d and 121 d respectively indicate bidirectional buffer elements which carry out I/F functions of the I/F Chip 80 .
- the PADs 90 a , 90 b , 90 c and 90 d of the Chip A 21 are respectively connected to the PADs 91 a , 91 b , 91 c and 91 d of the I/F Chip 80 by the bonding wires 110 a , 110 b , 110 c and 110 d .
- the PADs 92 a , 92 b , 92 c , 92 d and 92 e of the I/F Chip 80 are respectively connected to the PADs 93 a , 93 b , 93 c , 93 d and 93 e of the Chip B 31 by the bonding wires 111 a , 111 b , 111 c , 111 d and 111 e .
- the PADs 94 a , 94 b , 94 c , 94 d and 94 e of the Chip B 31 are respectively connected to the PADs 95 a , 95 b , 95 c , 95 d and 95 e of the I/F Chip 80 by the bonding wires 112 a , 112 b , 112 c , 112 d and 112 e .
- the PADs 96 a , 96 b , 96 c and 96 d of the I/F Chip 80 are respectively connected to the LEADs 100 a , 100 b , 100 c and 100 d by the bonding wires 113 a , 113 b , 113 c and 113 d.
- the wiring elements 120 a and 121 a which carry out the I/F functions, are respectively connected between the PAD 91 a and PAD 92 a of the I/F Chip 80 and between the PAD 95 a and PAD 96 a thereof.
- the receiver element 120 c and the driver element 121 b which carry out the I/F functions, are respectively connected between the PAD 91 b and PAD 92 c of the I/F Chip 80 and between the PAD 95 b and PAD 96 c thereof.
- the driver element 120 b and the receiver element 121 c which carry out the I/F functions, are respectively connected between the PAD 91 c and PAD 92 b of the I/F Chip 80 and between the PAD 95 c and PAD 96 b thereof.
- the bidirectional buffer element 120 d and the bidirectional buffer element 121 d which carry out the I/F functions, are respectively connected between the PAD 91 d of the I/F Chip 80 and the PAD 92 d and PAD 92 e thereof, and between the PAD 95 d and PAD 95 e of the I/F chip 80 and the PAD 96 d thereof.
- the I/F Chip 80 is disposed between the Chip A 21 and the LEADs 100 a - 100 d , and the Chip B 31 is placed on between portions where the I/F functions of the I/F Chip 80 are provided, in order to wire between the Chip A 21 and the Chip B 31 and between the Chip B 31 and the LEADs 100 a - 100 d .
- the PAD 90 a of the Chip A 21 and the PAD 93 a of the Chip B 31 are connected to each other, they are connected via the wiring element 120 a of the I/F Chip 80 .
- the PAD 94 a of the Chip B 31 and the LEAD 100 a are connected to each other, they are connected via the wiring element 121 a of the I/F Chip 80 .
- the PAD 90 b of the Chip A 21 and the PAD 93 c of the Chip B 31 are connected to each other, they are connected via the receiver element 120 c of the I/F Chip 80 .
- the PAD 94 b of the Chip B 31 and the LEAD 100 c are connected to each other, they are connected via the driver element 121 b of the I/F Chip 80 .
- the PAD 90 c the Chip A 21 and the PAD 93 b of the Chip B 31 are connected to each other, they are connected via the driver element 120 b of the I/F Chip 80 .
- the PAD 94 c of the Chip B 31 and the LEAD 100 b are connected to each other, they are connected via the receiver element 121 c of the I/F Chip 80 .
- the PAD 90 d of the Chip A 21 and the PAD 93 d and PAD 93 e of the Chip B 31 are connected to one another, they are connected via the bidirectional buffer element 120 d of the I/F Chip 80 .
- the PAD 94 d and PAD 94 e of the Chip B 31 and the LEAD 100 d are connected to one another, they are connected via the bidirectional buffer element 121 d of the I/F Chip 80 .
- driver element 120 b and receiver element 120 c of the I/F Chip 80 and the driver element 121 b and receiver element 121 c thereof are respectively provided so as to intersect one another within the I/F Chip 80 in FIG. 2, other wiring elements 120 a and 121 a and bidirectional buffer elements 120 d and 121 d may be provided so as to intersect other elements respectively.
- the wiring elements 120 a and 121 a , the driver elements 120 b and 121 b , the receiver elements 120 c and 121 c and the bidirectional buffer elements 120 d and 121 d are respectively provided as the I/F functions in FIG. 2, each of the I/F functions may comprise at least one type of element selected from a set comprising these four types of elements.
- the PAD 94 a of the Chip B 31 is connected to its corresponding LEAD 100 a via the wiring element 121 a of the I/F Chip 80 , the transfer of a signal between the PAD 94 a and the LEAD 100 a (when the LEAD 100 a is of a signal LEAD) or the supply of power therebetween (when the LEAD 100 a is of a power LEAD) is performed.
- the PAD 93 a of the Chip B 31 is connected to its corresponding PAD 90 a of the Chip A 21 via the wiring element 120 a of the I/F Chip 80 , the transfer of a signal between the PAD 93 a and the PAD 90 a (when the PAD 93 a is of a signal PAD) or the supply of power therebetween (when the PAD 93 a is of a power PAD) is performed.
- the semiconductor integrated circuit device 2 includes two semiconductor integrated circuit chips (Chip A 21 and Chip B 31 ) respectively provided with a plurality of PADs (PADs 90 a - 90 d , PADs 93 a - 93 e and PADs 94 a - 94 e ), a plurality of LEADs (LEADs 100 a - 100 d ) disposed around the arrays of the semiconductor integrated circuit chips, and a plurality of bonding wires (bonding wires 111 a - 111 e , 112 a - 112 e and 113 a - 113 d ).
- PADs 90 a - 90 d PADs 90 a - 90 d
- PADs 93 a - 93 e and PADs 94 a - 94 e PADs 90 a - 90 d
- LEADs 100 a - 100 d disposed around the arrays of the semiconductor integrated circuit chips
- the plurality of bonding wires are connected so as not to straddle one semiconductor integrated circuit chip (Chip B 31 ) and allow wiring between the PADs (PADs 90 a - 90 d ) of the other semiconductor integrated circuit chip (Chip A 21 ) and the LEADs (LEADs 100 a - 100 d ).
- the semiconductor integrated circuit device 2 has also a third semiconductor integrated circuit chip (I/F Chip 80 ) provided with a plurality of PADs (PADs 91 a - 91 d , 92 a - 92 e , 95 a - 95 e and 96 a - 96 d ).
- the third semiconductor integrated circuit chip (I/F Chip 80 ) has the I/F functions between the other semiconductor integrated circuit chip (Chip A 21 ) and the one semiconductor integrated circuit chip (Chip B 31 ) and the I/F functions between the one semiconductor integrated circuit chip (Chip B 31 ) and the LEADs (LEADs 100 a - 100 d ).
- each of the I/F functions includes at least one element selected from the set of the wiring elements ( 120 a and 121 a ), driver elements ( 120 b and 121 b ), receiver elements ( 120 c and 121 c ) and bidirectional buffer elements ( 120 d and 121 d ).
- an advantageous effect is obtained in that since the Chip A 21 and the Chip B 31 , and the Chip B 31 and the LEADs 100 a - 100 d are respectively connected to one another through the I/F Chip 80 including the I/F functions, the electrical wiring of long bonding wires that straddle the Chip B 31 , can be eliminated when the Chip A 21 and the LEADs 100 a - 100 d are connected, and the wires lying between the Chip A 21 and the LEADs 100 a - 100 d can also be crossed each other.
- Chip A 21 and the LEADs 100 a - 100 d can be connected to one another via the driver elements 120 b and 121 b , receiver elements 120 c and 121 c and bidirectional buffer elements 120 d and 121 d . Further, when the Chip B 31 and the Chip A 21 are connected to each other, and the Chip B 31 and the LEADs 100 a - 100 d are connected, the electrical wiring of long bonding wires that extend across the I/F Chip 80 , can be eliminated, and the wires lying between the Chip B 31 and the Chip A 21 and between the Chip B 31 and the LEADs 100 a - 100 d can also be crossed one another.
- the Chip B 31 and the Chip A 21 , and the Chip B 31 and the LEADs 100 a - 100 d can respectively be connected to one another via the driver elements 120 b and 121 b , receiver elements 120 c and 121 c and bidirectional buffer elements 120 d and 121 d.
- FIG. 3 is a plan view showing a semiconductor integrated circuit device according to a third embodiment of the present invention.
- FIG. 4 is a cross-sectional view taken along line IV-IV of FIG. 3
- FIG. 5 is a cross-sectional view taken along line V-V of FIG. 3, respectively.
- reference numeral 3 indicates a semiconductor integrated circuit device.
- Reference numeral 12 indicates a bonding pad (bonding PAD)
- reference numeral 22 indicates a semiconductor integrated circuit chip A (Chip A) disposed on the bonding PAD 12
- reference numeral 81 indicates an I/F semiconductor integrated circuit chip (I/F Chip) including interface functions (I/F functions), which is disposed on the bonding PAD 12
- reference numeral 32 indicates a semiconductor integrated circuit chip B (Chip B) disposed on the I/F chip 81
- reference numeral 130 indicates a height adjusting semiconductor integrated circuit chip (height adjustment Chip) including interface functions (I/F functions), which is disposed on the I/F chip 81 , respectively.
- Reference numerals 140 a - 140 j indicate pads (PADs) of the Chip A 22
- reference numerals 141 a - 141 e and 142 a - 142 d indicate pads (PADs) of the height adjustment Chip 130
- reference numerals 141 f - 141 j and 142 f - 142 j indicate pads (PADs) of the Chip B 32 , respectively.
- Reference numerals 150 a - 150 d and 150 f - 150 j respectively indicate leads (LEADs) disposed around arrays of the Chip A 22 and I/F Chip 81 disposed on the bonding PAD 12 .
- Reference numerals 160 a - 160 j , 161 a - 161 d , and 161 f - 161 j indicate bonding wires respectively.
- Reference numeral 170 a indicates a wiring element which carries out an I/F function of the height adjusting Chip 130 .
- Reference numeral 170 b indicates a driver element which carries out an I/F function of the height adjusting Chip 130 .
- Reference numeral 170 c indicates a receiver element which carries out an I/F function of the height adjusting Chip 130 .
- Reference numeral 170 d indicates a bidirectional buffer element which carries out an I/F function of the height adjusting Chip 130 .
- the PADs 140 a , 140 b , 140 c , 140 d and 140 e of the Chip A 22 are respectively connected to the PADs 141 a , 141 b , 141 c , 141 d and 141 e of the height adjusting Chip 130 by the bonding wires 160 a , 160 b , 160 c , 160 d and 160 e .
- the PADs 142 a , 142 b , 142 c and 142 d of the height adjusting Chip 130 are respectively connected to the LEADs 150 a , 150 b , 150 c and 150 d by the bonding wires 161 a , 161 b , 161 c and 161 d .
- the PADs 141 a - 141 e and 142 a - 142 d of the height adjusting Chip 130 are respectively disposed at such heights as to be provided flush with the PADs 140 a - 140 e of the Chip A 22 .
- the PADs 140 f , 140 g , 140 h , 140 i and 140 j of the Chip A 22 are respectively connected to the PADs 141 f , 141 g , 141 h , 141 i and 141 j of the Chip B 32 by the bonding wires 160 f , 160 g , 160 h , 160 i and 160 j .
- the PADs 142 f , 142 g , 142 h , 142 i and 142 j of the Chip B 32 are respectively connected to the LEADs 150 f , 150 g , 150 h , 150 i and 150 j by the bonding wires 161 f , 161 g , 161 h , 161 i and 161 j.
- the wiring element 170 a which carries out the I/F function, is connected between the PAD 141 a and PAD 142 a of the height adjusting Chip 130 .
- the driver element 170 b which effects the I/F function, is connected between the PAD 141 b and PAD 142 c of the height adjusting Chip 130 .
- the receiver element 170 c which carries out the I/F function, is connected between the PAD 141 c and PAD 142 b of the height adjusting Chip 30 .
- the bidirectional buffer element 170 d which carries out the I/F function, is connected between the PAD 141 d and PAD 141 e of the height adjusting Chip 130 and the PAD 142 d thereof.
- the height adjusting I/F Chip 130 is disposed on the I/F Chip 81 placed between the Chip A 22 and the LEADs 150 a - 150 d in order to wire between the Chip A 22 and the LEADs 150 a - 150 d . Further, the Chip B 32 is placed at a portion where the height adjusting I/F Chip 130 of the I/F Chip 81 is not disposed. When the PAD 140 a of the Chip A 22 and the LEAD 150 a are connected to each other, they are connected via the wiring element 170 a of the height adjusting I/F Chip 130 .
- the PAD 140 b of the Chip A 22 and the LEAD 150 c are connected to each other, they are connected via the driver element 170 b of the height adjusting I/F Chip 130 .
- the PAD 140 c of the Chip A 22 and the LEAD 150 b are connected to each other, they are connected via the receiver element 170 c of the height adjusting I/F Chip 130 .
- the PAD 140 d and PAD 140 e of the Chip A 22 and the LEAD 150 d are connected to one another, they are connected via the bidirectional buffer element 170 d of the height adjusting I/F Chip 130 .
- driver element 170 b and receiver element 170 c of the height adjusting I/F Chip 130 are provided so as to intersect each other within the height adjusting I/F Chip 130 in FIG. 3, other wiring element 170 a and bidirectional buffer element 170 d may be provided so as to intersect other elements respectively. Further, while the wiring element 170 a , driver element 170 b , receiver element 170 c and bidirectional buffer element 170 d are provided one by one as the I/F functions in FIG. 3, each of the I/F functions may comprise at least one type of element selected from a set comprising these four types of elements.
- the PAD 140 a of the Chip A 22 is connected to its corresponding LEAD 150 a via the wiring element 170 a of the height adjusting I/F Chip 130 , the transfer of a signal between the PAD 140 a and the LEAD 150 a (when the LEAD 150 a is of a signal LEAD) or the supply of power therebetween (when the LEAD 150 a is of a power LEAD) is performed.
- the semiconductor integrated circuit device 3 includes two semiconductor integrated circuit chips (Chip A 22 and Chip B 32 ) respectively provided with a plurality of PADs (PADs 140 a - 140 j , 141 f - 141 j , and 142 f - 142 j ), a plurality of LEADs (LEADs 150 a - 150 j ) disposed around the arrays of the semiconductor integrated circuit chips, and a plurality of bonding wires (bonding wires 160 a - 160 j , 161 a - 161 d and 161 f - 161 j ).
- PADs 140 a - 140 j PADs 140 a - 140 j
- LEADs 150 a - 150 j LEADs
- the plurality of bonding wires are connected so as not to straddle or extend across one semiconductor integrated circuit chip (Chip B 32 ) and allow wiring between the PADs (PADs 140 a - 140 j ) of the other semiconductor integrated circuit chip (Chip A 22 ) and the LEADs (LEADs 150 a - 150 d ).
- the semiconductor integrated circuit device 3 has also a third semiconductor integrated circuit chip (I/F Chip 81 ) disposed under the one semiconductor integrated circuit chip (Chip B 32 ), and a height adjusting semiconductor integrated circuit chip (height adjusting Chip 130 ) provided with a plurality of PADs (PADs 141 a - 141 e and 142 a - 142 d ), which is disposed on the third semiconductor integrated circuit chip (I/F Chip 81 ) so as to adjoin the one semiconductor integrated circuit chip (Chip B 32 ).
- PADs 141 a - 141 e and 142 a - 142 d PADs 141 a - 141 e and 142 a - 142 d
- the height adjusting semiconductor integrated circuit chip (height adjusting Chip 130 ) has the I/F functions between the other semiconductor integrated circuit chip (Chip A 22 ) and the LEADs (LEADs 150 a - 150 d ).
- the plurality of PADs (PADs 141 a - 141 e and 142 a - 142 d ) of the height adjusting semiconductor integrated circuit chip (height adjusting Chip 130 ) are respectively disposed on the same plane as the plurality of PADs (PADs 140 a - 140 j ) of the other semiconductor integrated circuit chip (Chip A 22 ).
- each of the I/F functions includes at least one element selected from the set of the wiring element ( 170 a ), driver element ( 170 b ), receiver element ( 170 c ) and bidirectional buffer element ( 170 d ).
- an advantageous effect is obtained in that since the Chip A 22 and LEADs 150 a - 150 d are connected via the height adjusting Chip 130 including the I/F functions, which is disposed on the I/F Chip 81 , adjacent to the Chip B 32 , the electrical wiring of long bonding wires that extend across the Chip B 32 , can be eliminated when the Chip A 22 and the LEADs 150 a - 150 d are connected, and the wires lying between the Chip A 22 and the LEADs 150 a - 150 d can also be crossed each other.
- Chip A 22 and the LEADs 150 a - 150 d can be connected to one another via the driver element 170 b , receiver element 170 c and bidirectional buffer element 170 d . Further, an advantageous effect is obtained in that since the PADs 141 a - 141 e and 142 a - 142 d of the height adjusting Chip 130 are disposed flush with the PADs 140 a - 140 j of the Chip A 22 , wiring can easily be carried out.
- FIG. 6 is a plan view showing a semiconductor integrated circuit device according to a fourth embodiment of the present invention.
- FIG. 7 is a cross-sectional view taken along line VII-VII of FIG. 6 and also shows elements of structure or components which appear in a cross-section taken along line VIIa-VIIa of FIG. 6 to intelligibly show a structure of the semiconductor integrated circuit device.
- reference numeral 4 indicates a semiconductor integrated circuit device.
- Reference numeral 13 indicates a bonding pad (bonding PAD)
- reference numeral 23 indicates a semiconductor integrated circuit chip A (Chip A) disposed on the bonding PAD 13
- reference numeral 82 indicates a semiconductor integrated circuit chip (I/F Chip) including interface functions (I/F functions), which is disposed on the bonding PAD 13
- reference numeral 33 indicates a semiconductor integrated circuit chip B (Chip B) disposed on the I/F Chip 82 , respectively.
- Reference numerals 180 a - 180 h indicate pads (PADs) of the Chip A 23
- reference numerals 181 a , 181 c , 181 e , 181 g , 181 h , 184 a , 184 c , 184 e and 184 g indicate pads (PADs) of the I/F Chip 82
- reference numerals 182 b , 182 d , 182 f , 183 b , 183 d and 183 f indicate pads (PADs) of the Chip B 33 , respectively.
- Reference numerals 190 a - 190 g respectively indicate leads (LEADs) disposed around arrays of the Chip A 23 and I/F Chip 82 disposed on the bonding PAD 13 .
- Reference numerals 200 a - 200 h and 201 a - 201 g indicate bonding wires respectively.
- Reference numeral 210 a indicates a wiring element which carries out an I/F function of the I/F Chip 82 .
- Reference numeral 210 b indicates a driver element which carries out an I/F function of the I/F Chip 82 .
- Reference numeral 210 c indicates a receiver element which carries out an I/F function of the I/F Chip 82 .
- Reference numeral 210 d indicates a bidirectional buffer element which carries out an I/F function of the I/F Chip 82 .
- the PADs 180 a , 180 c , 180 e , 180 g and 180 h of the Chip A 23 are respectively connected to the PADs 181 a , 181 c , 181 e , 181 g and 181 h of the I/F Chip 82 by the bonding wires 200 a , 200 c , 200 e , 200 g and 200 h .
- the PADs 180 b , 180 d and 180 f of the Chip A 23 are respectively connected to the PADs 182 b , 182 d and 182 f of the Chip B 33 by the bonding wires 200 b , 200 d and 200 f .
- the PADs 184 a , 184 c , 184 e and 184 g of the I/F Chip 82 are respectively connected to the LEADs 190 a , 190 c , 190 e and 190 g by the bonding wires 201 a , 201 c , 201 e and 201 g .
- the PADs 183 b , 183 d and 183 f of the Chip B 33 are respectively connected to the LEADs 190 b , 190 d and 190 f by the bonding wires 201 b , 201 d and 201 f.
- the wiring element 210 a which carries out the I/F function, is connected between the PAD 181 a and PAD 184 a of the I/F Chip 82 .
- the driver element 210 b which effects the I/F function, is connected between the PAD 181 c and PAD 184 e of the I/F Chip 82 .
- the receiver element 210 c which carries out the I/F function, is connected between the PAD 181 e and PAD 184 c of the I/F Chip 82 .
- the bidirectional buffer element 210 d which carries out the I/F function, is connected between the PAD 181 g and PAD 181 h of the I/F Chip 82 and the PAD 184 g thereof.
- the I/F Chip 82 is disposed under the Chip B 33 placed between the Chip A 23 and the LEADs 190 a - 190 g in order to wire between the Chip A 23 and the LEADs 190 a - 190 g .
- the PAD 180 a of the Chip A 23 and the LEAD 190 a are connected to each other, they are connected via the wiring element 210 a of the I/F Chip 82 .
- the PAD 180 c of the Chip A 23 and the LEAD 190 e are connected to each other, they are connected via the driver element 210 b of the I/F Chip 82 .
- the PAD 180 e of the Chip A 23 and the LEAD 190 c are connected to each other, they are connected via the receiver element 210 c of the I/F Chip 82 .
- the PAD 180 g and PAD 180 h of the Chip A 23 and the LEAD 190 g are connected to one another, they are connected via the bidirectional buffer element 210 d of the I/F Chip 82 .
- driver element 210 b and receiver element 210 c of the I/F Chip 82 are provided so as to intersect each other within the I/F Chip 82 in FIG. 6, other wiring element 210 a and bidirectional buffer element 210 d may be provided so as to intersect other elements respectively. Further, while the wiring element 210 a , driver element 210 b , receiver element 210 c and bidirectional buffer element 210 d are provided one by one as the I/F functions in FIG. 6, each of the I/F functions may comprise at least one type of element selected from a set comprising these four types of elements.
- the PAD 180 a of the Chip A 23 is connected to its corresponding LEAD 190 a via the wiring element 210 a of the I/F Chip 82 , the transfer of a signal between the PAD 180 a and the LEAD 190 a (when the LEAD 190 a is of a signal LEAD) or the supply of power therebetween (when the LEAD 190 a is of a power LEAD) is performed.
- the semiconductor integrated circuit device 4 includes two semiconductor integrated circuit chips (Chip A 23 and Chip B 33 ) respectively provided with a plurality of PADs (PADs 180 a - 180 h , 182 b , 182 d , 182 f , 183 b , 183 d and 183 f ), a plurality of LEADs (LEADs 190 a - 190 g ) disposed around the arrays of the semiconductor integrated circuit chips, and a plurality of bonding wires (bonding wires 200 a - 200 h , and 201 a - 201 g ).
- PADs 180 a - 180 h , 182 b , 182 d , 182 f , 183 b , 183 d and 183 f PADs 180 a - 180 h , 182 b , 182 d , 182 f , 183 b , 183 d and 183 f
- the plurality of bonding wires (bonding wires 200 a - 200 h and 201 a - 201 g ) are connected so as not to straddle or extend across one semiconductor integrated circuit chip (Chip B 33 ) and allow wiring between the PADs (PADs 180 a - 180 h ) of the other semiconductor integrated circuit chip (Chip A 23 ) and the LEADs (LEADs 190 a - 190 g ).
- the semiconductor integrated circuit device 4 also has an I/F semiconductor integrated circuit chip (I/F Chip 82 ) provided with a plurality of PADs (PADs 181 a , 181 c , 181 e , 181 g , 181 h , 184 a , 184 c , 184 e and 184 g ), which is disposed under the one semiconductor integrated circuit chip (Chip B 33 ).
- the I/F semiconductor integrated circuit chip (I/F Chip 82 ) has the I/F functions between the other semiconductor integrated circuit chip (Chip A 23 ) and the LEADs (LEADs 190 a - 190 g ).
- each of-the I/F functions includes at least one element selected from the set of the wiring element ( 210 a ), driver element ( 210 b ), receiver element ( 210 c ) and bidirectional buffer element ( 210 d ).
- an advantageous effect is obtained in that since the Chip A 23 and the LEADs 190 a - 190 g are connected to one another via the I/F Chip 82 including the I/F functions, which is disposed under the Chip B 33 , the electrical wiring of long bonding wires that extend across the Chip B 33 , can be eliminated where the Chip A 23 and the LEADs 190 a - 190 g are connected, and the wires lying between the Chip A 23 and the LEADs 190 a - 190 g can also be crossed each other.
- Chip A 23 and the LEADs 190 a - 190 g can be connected to one another via the driver element 210 b , receiver element 210 c and bidirectional buffer element 210 d . Further, an advantageous effect is obtained in that since the I/F Chip 82 including the I/F functions is placed under the Chip B 33 , the area of the whole semiconductor integrated circuit device of SIP can be reduced.
- FIG. 8 is a plan view showing a semiconductor integrated circuit device according to a fifth embodiment of the present invention.
- FIG. 9 is a cross-sectional view taken along line IX-IX of FIG. 8 and also shows elements of structure or components which appear in cross-sections taken along line IXa-IXa and line IXb-IXb of FIG. 8 to intelligibly indicate a structure of the semiconductor integrated circuit device.
- reference numeral 5 indicates a semiconductor integrated circuit device.
- Reference numeral 14 indicates a bonding pad (bonding PAD)
- reference numeral 24 indicates a semiconductor integrated circuit chip A (Chip A) disposed on the bonding PAD 14
- reference numeral 34 indicates a semiconductor integrated circuit chip B (Chip B) disposed on the bonding PAD 14 , respectively.
- Reference numerals 220 a - 220 d indicate pads (PADs) of the Chip A
- reference numerals 221 b and 222 b indicate pads (PADs) of the Chip B 34 , respectively.
- Reference numerals 230 a - 230 d respectively indicate leads (LEADs) disposed around arrays of the Chip A 24 and Chip B 34 disposed on the bonding PAD 14 .
- Reference numerals 240 a - 240 d and 241 b indicate bonding wires respectively.
- the LEADs 230 c and 230 d extend under the Chip B 34 and reach their corresponding positions adjacent to the Chip A 24 .
- the PAD 220 a of the Chip A 24 is connected to the LEAD 230 a by the bonding wire 240 a . Since the connection therebetween by the bonding wire 240 a straddles the Chip B 34 , this is not a structure intended for the semiconductor integrated circuit device of the invention. However, it has been shown for comparison with the characteristics of a structure of the fifth embodiment to be described later.
- the PAD 220 b of the Chip A 24 is connected to its corresponding PAD 221 b of the Chip B 34 by the bonding wire 240 b .
- the PADs 220 c and 220 d of the Chip A 24 are respectively connected to the LEADs 230 c and 230 d by the bonding wires 240 c and 240 d.
- the PADs 220 c and 220 d of the Chip A 24 are respectively connected to the LEADs 230 c and 230 d by the bonding wires 240 c and 240 d , which LEADs extend under the Chip B 34 and reach the positions adjacent to the Chip A 24 .
- the bonding wires 240 c and 240 d can be wired without extending across the Chip B 34 as in the case of the bonding wire 240 a for connecting the PAD 220 a to the LEAD 230 a.
- the transfer of a signal or the supply of power is performed between the PAD 220 b and the PAD 221 b .
- the PAD 220 c of the Chip A 24 is connected to it corresponding LEAD 230 c by the bonding wire 240 c , the transfer of a signal is performed between the PAD 220 c and the LEAD 230 c (where the LEAD 230 c is of a signal LEAD) or the supply of power is performed therebetween (where the LEAD 230 c is of a power LEAD).
- the transfer of a signal is performed between the PAD 220 d and the LEAD 230 d (when the LEAD 230 d is of a signal LEAD) or the supply of power is performed therebetween (when the LEAD 230 d is of a power LEAD).
- the transfer of a signal is performed between the PAD 222 b and the LEAD 230 b (when the LEAD 230 b is of a signal LEAD) or the supply of power is performed therebetween (when the LEAD 230 b is of a power LEAD).
- the semiconductor integrated circuit device 5 includes two semiconductor integrated circuit chips (Chip A 24 and Chip B 34 ) respectively provided with a plurality of PADs (PADs 220 a - 220 d , 221 b and 222 b ), a plurality of LEADs (LEADs 230 a - 230 d ) disposed around the arrays of the semiconductor integrated circuit chips, and a plurality of bonding wires (bonding wires 240 b - 240 d , and 241 b ).
- the plurality of bonding wires (bonding wires 240 b - 240 d and 241 b ) are connected so as not to straddle or extend across one semiconductor integrated circuit chip (Chip B 34 ) and allow wiring between the PADs (PADs 220 b - 220 d ) of the other semiconductor integrated circuit chip (Chip A 24 ) and the LEADs (LEADs 230 b - 230 d ).
- the semiconductor integrated circuit device 5 includes LEADs which extend under the one semiconductor integrated circuit chip (Chip B 34 ) and reach their corresponding positions adjacent to the other semiconductor integrated circuit chip (Chip A 24 ).
- FIG. 10 is a plan view showing a semiconductor integrated circuit device according to the sixth embodiment of the present invention.
- reference numeral 6 indicates a semiconductor integrated circuit device
- reference numeral 250 indicates a semiconductor integrated circuit chip (Chip).
- Reference numerals 260 a - 260 d indicate pads (PADs) of the Chip 250
- reference numerals 270 a - 270 d indicate LEADs (LEAD) disposed around the Chip 250 .
- Reference numerals 280 a and 280 b indicate bonding wires.
- Reference numeral 290 indicates an ammeter with a dc power supply (not shown) provided thereinside.
- Reference numerals 300 a , 300 b and 300 c indicate chip-in wires of the Chip 250 .
- the PAD 260 a and PAD 260 b of the Chip 250 are respectively connected to the LEAD 270 b by the bonding wires 280 a and 280 b .
- the PAD 260 a is connected to the PAD 260 d by the chip-in wire 300 b .
- the PAD 260 b is connected to the PAD 260 c by the chip-in wire 300 c .
- the PAD 260 a and PAD 260 b are connected to each other by the chip-in wire 300 a .
- the ammeter 290 is connected between the PAD 260 c and the PAD 260 d.
- PAD 260 a and PAD 260 b are connected to each other by the chip-in wire 300 a in the semiconductor integrated circuit device shown in FIG. 10, they may not be connected to each other by the chip-in wire 300 a .
- the ammeter 290 is connected between the PAD 260 d connected to the PAD 260 a by the chip-in wire 300 b and the PAD 260 c connected to the PAD 260 b by the chip-in wire 300 c , it may be directly connected between the PAD 260 a and the PAD 260 b.
- the transfer of signals is performed between the PAD 260 a and the LEAD 270 b and between the PAD 260 b and the LEAD 270 b (when the LEAD 270 b is of a signal LEAD) or the supply of power is performed therebetween (when the LEAD 270 b is of a power LEAD).
- a connection test executed by the ammeter 290 in the sixth embodiment is based on the following principle.
- paths along which currents measured by the ammeter 290 flow may include two paths: a first path which extends from the PAD 260 d to the PAD 260 c via the chip-in wire 300 b , the chip-in wire 300 a (and unillustrated other chip-in wires between the PAD 260 a and the PAD 260 b ) and the chip-in wire 300 c , and a second path which extends from the PAD 260 d to the PAD 260 c via the chip-in wire 300 b , the PAD 260 a , the bonding wire 280 a , the LEAD 270 b , the bonding wire 280 b , the PAD 260 b and the chip-in wire 300 c.
- a current value at the time that both the PAD 260 a and PAD 260 b are connected to the LEAD 270 b is regarded as a normal value. Further, when the current value is relatively lower than the normal value, the electrical connection between the PAD 260 a and PAD 260 b and the LEAD 270 b is judged to have been cut off. The connection test is performed in this way.
- the semiconductor integrated circuit device 6 includes a semiconductor integrated circuit chip (Chip 250 ) provided with a plurality of PADs (PADs 260 a - 260 d ), a plurality of LEADs (LEADs 270 a - 270 d ) disposed around the semiconductor integrated circuit chip (Chip 250 ), and two bonding wires ( 280 a and 280 b ) for respectively connecting one LEAD (LEAD 270 b ) of the plurality of LEADs (LEADs 270 a - 270 d ) to two PADs (PADs 260 a and 260 b ) of the plurality of PADs (PADs 260 a - 260 d ).
- the semiconductor integrated circuit chip (Chip 250 ) includes PADs (PADs 260 c and 260 d ) for measuring a current flowing between two PADs (PADs 260 a and 260 b ) connected to one LEAD (LEAD 270 b ) by two bonding wires ( 280 a and 280 b ) to thereby effect a connection test on the two bonding wires.
- PADs PADs 260 c and 260 d
- an advantageous effect is obtained in that since the PADs (PADs 260 c and 260 d ) for measuring the current flowing between the two PADs (PADs 260 a and 260 b ) connected to one LEAD (LEAD 270 b ) to thereby effect the connection test on the two bonding wires are included in the semiconductor integrated circuit device, a connection test on whether both the PADs are being connected to its corresponding LEAD by bonding wires, can be carried out.
- FIG. 11 is a plan view showing a semiconductor integrated circuit device according to a seventh embodiment of the present invention.
- reference numeral 7 indicates a semiconductor integrated circuit device
- reference numeral 251 indicates a semiconductor integrated circuit chip (Chip), respectively.
- Reference numerals 261 a - 261 e indicate pads (PADs) of the Chip 251
- reference numerals 271 a - 271 d indicate leads (LEADs) disposed around the Chip 251 , respectively.
- Reference numerals 281 a and 281 b indicate bonding wires respectively.
- Reference numeral 291 indicates an ammeter with a dc power supply (unillustrated) provided thereinside.
- Reference numerals 301 a - 301 d indicate chip-in wires of the Chip 251 .
- the PAD 261 c of the Chip 251 is connected to its corresponding LEAD 271 b by the bonding wire 281 b .
- the PAD 261 a and the PAD 261 b are respectively connected to the chip-in wire 301 a and the chip-in wire 301 b
- the PAD 261 b is connected to its corresponding PAD 261 c by the chip-in wire 301 b .
- the PAD 261 a and PAD 261 b are connected to each other by the bonding wire 281 a .
- the PAD 261 d and PAD 261 e are respectively connected to the PAD 261 b and PAD 261 a by the chip-in wire 301 d and chip-in wire 301 c .
- the ammeter 291 is connected between the PAD 261 d and PAD 261 e.
- ammeter 291 is connected between the PAD 261 d connected to the PAD 261 b by the chip-in wire 301 d and the PAD 261 e connected to the PAD 261 a by the chip-in wire 301 c in the semiconductor integrated circuit device shown in FIG. 11, it may be directly connected between the PAD 261 b and the PAD 261 a.
- the PAD 261 c of the Chip 251 is connected to its corresponding LEAD 271 b by the bonding wire 281 b
- the PAD 261 b is connected to its corresponding PAD 261 c by the chip-in wire 301 b
- the PAD 261 a is connected to its corresponding PAD 261 b by the bonding wire 281 a .
- the transfer of a signal is performed between the PAD 261 a and PAD 261 b
- the LEAD 271 b when the LEAD 271 b is of a signal LEAD
- the supply of power is performed therebetween (when the LEAD 271 b is of a power LEAD).
- the chip-in wire 301 a and chip-in wire 301 b are shown as chip-in wires for a power supply
- the LEAD 271 b is shown as a power LEAD, respectively.
- a connection test executed by the ammeter 291 in the seventh embodiment is based on the following principle.
- paths along which currents measured by the ammeter 291 flow may include two paths: a first path which extends from the PAD 261 e to the PAD 261 d via the chip-in wire 301 c , the PAD 261 a , the bonding wire 281 a , the PAD 261 b , and the chip-in wire 301 d , and a second path which extends from the PAD 261 e to the PAD 261 d via the chip-in wire 301 c , the PAD 261 a , unillustrated other chip-in wires between the PAD 261 a and the PAD 261 b , the PAD 261 b , and the chip-in wire 301 d.
- a current value at the time that both the PAD 261 a and PAD 261 b are connected to each other by the bonding wire 281 a is regarded as a normal value. Further, when the current value is relatively lower than the normal value, the electrical connection between the PAD 261 a and the PAD 261 b is judged to have been cut off. The connection test is performed in this way.
- the semiconductor integrated circuit device 7 includes a semiconductor integrated circuit chip (Chip 251 ) provided with a plurality of PADs (PADs 261 a - 261 e ), a plurality of LEADs (LEADs 271 a - 271 d ) disposed around the semiconductor integrated circuit chip (Chip 251 ), and a bonding wire ( 281 a ) for connecting between power supplies (chip-in wires 301 a and 301 b ) lying within the semiconductor integrated circuit chip (Chip 251 ).
- PADs 261 a - 261 e PADs
- LEADs 271 a - 271 d LEADs 271 a - 271 d
- the semiconductor integrated circuit chip (Chip 251 ) includes PADs (PADs 261 d and 261 e ) for measuring a current flowing between the power supplies (chip-in wires 301 a and 301 d ) lying within the semiconductor integrated circuit chip (Chip 251 ) to thereby effect a connection test on the bonding wire ( 281 a ) for connecting between the power supplies.
- PADs 261 d and 261 e PADs for measuring a current flowing between the power supplies (chip-in wires 301 a and 301 d ) lying within the semiconductor integrated circuit chip (Chip 251 ) to thereby effect a connection test on the bonding wire ( 281 a ) for connecting between the power supplies.
- bonding wire connects between the power supplies (chip-in wires 301 a and 301 b ) lying within the semiconductor integrated circuit chip (Chip 251 )
- power enhancement can be made between the power supplies, and the area of a power-supply wiring region can be reduced to diminish the area of the semiconductor integrated circuit chip.
- PADs 261 d and 261 e for measuring the current flowing between the power supplies (chip-in wires 301 a and 301 d ) lying within the semiconductor integrated circuit chip (Chip 251 ) to thereby effect the connection test on the bonding wire (bonding wire 281 a ) for connecting between the power supplies are included in the semiconductor integrated circuit chip, a connection test on whether the bonding wire is connecting between the power supplies, can be carried out.
- FIG. 12 is a plan view showing a semiconductor integrated circuit device according to an eighth embodiment of the present invention.
- reference numeral 8 indicates a semiconductor integrated circuit device
- reference numeral 15 indicates a bonding pad (bonding PAD), respectively.
- Reference numeral 252 indicates a semiconductor integrated circuit chip (Chip) disposed on the bonding PAD 15 .
- Reference numerals 310 a - 310 d , 310 j - 310 l , 310 r , and 310 u - 310 w indicate pads (PADs) of the Chip 252 .
- Reference numerals 320 k , 320 l and 320 r indicate leads (LEADs) disposed around an array of the Chip 252 disposed on the bonding PAD 15 .
- Reference numerals 330 a and 330 b respectively indicate power leads (VDD)
- reference numeral 330 a 1 indicates an outwardly-extending portion of the VDD 330 a
- reference numerals 330 a 2 and 330 a 3 respectively indicate portions of the VDD 330 a , which extend along the periphery of the array of the Chip 252
- reference numeral 330 b 1 indicates an outwardly-extending portion of the VDD 330 b
- reference numerals 330 b 2 and 330 b 3 respectively indicate portions of the VDD 330 b , which extend along the periphery of the array of the Chip 252 .
- Reference numerals 340 a and 340 b respectively indicate ground leads (GND), reference numeral 340 a 1 indicates an outwardly-extending portion of the GND 340 a , reference numerals 340 a 2 and 340 a 3 respectively indicate portions of the GND 340 a , which extend along the periphery of the array of the Chip 252 , reference numeral 340 b 1 indicates an outwardly-extending portion of the GND 340 b , and reference numerals 340 b 2 and 340 b 3 respectively indicate portions of the GND 340 b , which extend along the periphery of the array of the Chip 252 .
- GND ground leads
- Reference numerals 350 a - 350 d , 350 j - 350 l , 350 r , 350 u - 350 w , 351 a and 351 b indicate bonding wires respectively.
- Reference numerals 360 a and 360 b respectively indicate bonding PAD fixing leads (LEADs) for fixing the bonding PAD 15 .
- the PADs 310 a , 310 c , 310 u and 310 w of the Chip 252 are respectively connected to the VDD 330 b by means of the bonding wires 350 a , 350 c , 350 u and 350 w .
- the PADs 310 b , 310 d and 310 v are respectively connected to the GND 340 b by means of the bonding wires 350 b , 350 d and 350 v .
- the PAD 310 j is connected to the GND 340 a by the bonding wire 350 j .
- the PADs 310 k , 310 l and 310 r are respectively connected to the LEADs 320 k , 320 l and 320 r by means of the bonding wires 350 k , 350 l and 350 r .
- the VDD 330 a and VDD 330 b are connected to each other by the bonding wire 351 a .
- the GND 340 a and GND 340 b are connected to each other by the bonding wire 351 b.
- both the VDD 330 a and VDD 330 b respectively have the portions extending along the periphery of the Chip 252 and the portions extending along the bonding PAD fixing LEAD 360 b in the semiconductor integrated circuit device shown in FIG. 12, either one of the VDD 330 a and VDD 330 b may have only the portions extending along the periphery of the Chip 252 .
- both the GND 340 a and GND 340 b respectively have the portions extending along the periphery of the Chip 252 and the portions extending along the bonding PAD fixing LEAD 360 a
- either one of the GND 340 a and GND 340 b may have only the portions extending along the periphery of the Chip 252 .
- the PADs 310 k , 310 l and 310 r are respectively connected to the signal LEADs 320 k , 320 l and 320 r , the transfer of signals is performed between theses PADs and LEADs respectively. Since the PADs 310 a , 310 c , 310 u and 310 w are connected to the VDD 330 b , a source voltage is supplied to these PADs. Since the PADs 310 b , 310 d and 310 v are connected to the GND 340 b , and the PAD 310 j is connected to the GND 340 a , these PADs are respectively supplied with a ground potential.
- the semiconductor integrated circuit device 8 has a semiconductor integrated circuit chip (Chip 252 ) provided with a plurality of PADs (PADs 310 a - 310 d , 310 j - 310 l , 310 r and 310 u - 310 w ), one or a plurality of LEADs (LEADs 320 k , 320 l and 320 r , VDDs 330 a and 330 b , and GNDs 340 a and 340 b ) disposed around the array of the semiconductor integrated circuit chip (Chip 252 ), and a plurality of bonding wires (bonding wires 350 a - 350 d , 350 j - 350 l , 350 r and 350 u - 350 w ).
- PADs 310 a - 310 d , 310 j - 310 l , 310 r and 310 u - 310 w PADs 310 a
- At least one LEAD (VDD 330 b , GND 340 b ) of the plurality of LEADs are connected to two or more PADs (PADs 310 a , 310 c , 310 u and 310 w ) of the plurality of PADs by their corresponding bonding wires (bonding wires 310 a , 310 c , 310 u and 310 w ) of the plurality of bonding wires.
- the LEAD (VDD 330 b , GND 340 b ) connected to the two or more PADs includes portions ( 330 b 2 , 330 b 3 , 340 b 2 and 340 b 3 ) which extend along the periphery of the array of the semiconductor integrated circuit chip (Chip 252 ).
- an advantageous effect is obtained in that since at least one LEAD (VDD 330 b , GND 340 b ) of the plurality of LEADs is connected to the two or more PADs (PADs 310 a , 310 c , 310 u and 310 w ) of the plurality of PADs by their corresponding bonding wires (bonding wires 310 a , 310 c , 310 u and 310 w ) of the plurality of bonding wires, the plurality of PADs lying within the semiconductor integrated circuit chip can be supplied with power.
- the LEAD (VDD 330 b , GND 340 b ) connected to the two or more PADs includes the portions ( 330 b 2 , 330 b 3 , 340 b 2 and 340 b 3 ) which extend along the periphery of the array of the semiconductor integrated circuit chip (Chip 252 ), the power supply and ground can easily be connected to the plurality of PADs even from any orientations of the periphery of the semiconductor integrated circuit chip.
- FIG. 13 is a plan view showing a semiconductor integrated circuit device according to a ninth embodiment of the present invention.
- reference numeral 9 indicates a semiconductor integrated circuit device
- reference numeral 16 indicates a bonding pad (bonding PAD), respectively.
- Reference numeral 253 indicates a semiconductor integrated circuit chip A (Chip A) disposed on the bonding PAD 16
- reference numeral 254 indicates a semiconductor integrated circuit chip B (Chip B) disposed on the bonding PAD 16 , respectively.
- Reference numerals 311 a - 311 h , 311 j , 311 m , 311 n , and 311 p indicate pads (PADs) of the Chip A 253 .
- Reference numerals indicate 312 h , and 312 i indicate pads (PADs) of the Chip B 254 .
- Reference numerals 321 a - 321 i indicate leads (LEADs) disposed around arrays of the Chip A 253 and Chip B 254 disposed on the bonding PAD 16 .
- Reference numerals 331 a , 331 b and 331 c respectively indicate power LEADs.
- Reference numerals 352 a - 352 h , 352 j , 352 m , 352 n , 352 p , 353 h , 353 i , 354 a and 354 b indicate bonding wires respectively.
- Reference numerals 361 a and 361 b respectively indicate bonding PAD fixing leads (LEADs) for fixing the bonding PAD 16 .
- the PADs 311 a , 311 b , 311 d , 311 e , 311 g , 311 j and 311 m of the Chip A 253 are respectively connected to the LEADs 321 a , 321 b , 321 d , 321 e , 321 g , 321 f and 321 c by the bonding wires 352 a , 352 b , 352 d , 352 e , 352 g , 352 j and 352 m .
- the PADs 312 h and 312 i of the Chip B 254 are respectively connected to the LEADs 321 h and 321 i by the bonding wires 353 h and 353 i .
- the PADs 311 c , 311 f and 311 n of the Chip A 253 are respectively connected to the power LEAD 331 c by the bonding wires 352 c , 352 f and 352 n .
- the PADs 311 h and 311 p of the Chip A 253 are respectively connected to the power LEADs 331 a and 331 b by the bonding wires 352 h and 352 p.
- the power LEAD 331 c has only a portion extending along the periphery of the Chip A 253 in the semiconductor integrated circuit device shown in FIG. 13, it may further include two portions which extend along other LEADs toward the outside of the semiconductor integrated circuit device from both ends of the power LEAD 331 c .
- a further LEAD including a portion extending along the periphery of the Chip A 253 is further provided, and the power LEAD 331 c may be used as a LEAD (VDD) for a source voltage.
- the further LEAD may be used as a LEAD (GND) for ground.
- the PADs 311 a , 311 b , 311 d , 311 e , 311 g , 311 j and 311 m of the Chip A 253 , and the PADs 312 h and 312 i of the Chip B 254 are respectively connected to the signal LEADs 321 a , 321 b , 321 d , 321 e , 321 g , 321 f , 321 c , 321 h and 321 i , the transfer of signals is performed between these PADs and LEADs respectively.
- PADs 311 c , 311 f and 311 n are connected to the power LEAD 331 c
- the power LEAD 331 c is connected to the power LEADs 331 a and 331 b each connected to an external power supply
- these PADs are respectively supplied with a source voltage.
- PADs 311 h and 311 p are respectively connected to the power LEADs 331 a and 331 b each connected to the external power supply, these PADs are respectively supplied with the source voltage.
- the semiconductor integrated circuit device 9 has semiconductor integrated circuit chips (Chip A 253 and Chip B 254 ) provided with a plurality of PADs (PADs 311 a - 311 h , 311 j , 311 m , 311 n , 311 p , 312 h and 312 i ), one or a plurality of LEADs (LEADs 321 a - 321 i and 331 a - 331 c ) disposed around the arrays of the semiconductor integrated circuit chips (Chip A 253 and Chip B 254 ), and a plurality of bonding wires ( 352 a - 352 h , 352 j , 352 m , 352 n , 352 p , 353 h , 353 i , 354 a and 354 b ).
- At least one LEAD (LEAD 331 c ) of the plurality of LEADs is connected to two or more PADs (PADs 311 c , 311 f and 311 n ) of the plurality of PADs by their corresponding bonding wires ( 352 c , 352 f and 352 n ) of the plurality of bonding wires.
- the LEAD (LEAD 331 c ) connected to the two or more PADs includes the portion extending along the periphery of the array of the semiconductor integrated circuit chip and is connected to the LEADs (LEADs 331 a and 331 b ) different from the LEAD connected to the two or more PADs, by the bonding wires ( 354 a and 354 b ).
- an advantageous effect is obtained in that since at least one LEAD (LEAD 331 c ) of the plurality of LEADs is connected to the two or more PADs (PADs 311 c , 311 f and 311 n ) of the plurality of PADs by their corresponding bonding wires ( 352 c , 352 f and 352 n ) of the plurality of bonding wires, the plurality of PADs lying within the semiconductor integrated circuit chip can be supplied with power.
- the LEAD (LEAD 331 c ) connected to the two or more PADs includes the portion extending along the periphery of the array of the semiconductor integrated circuit chip and is connected to the LEADs (LEADs 331 a and 331 b ) different from the LEAD connected to the two or more PADs, by the bonding wires ( 354 a and 354 b ), the plurality of PADs are respectively supplied with power from the LEADs directly non-connected to the external power supply, and the LEADs which have heretofore been used as the power LEADs, can be used as signal LEADs.
- FIG. 14 is a plan view showing a semiconductor integrated circuit device according to a tenth embodiment of the present invention.
- FIG. 15 is a diagrammatic illustration of the semiconductor integrated circuit device according to the tenth embodiment.
- reference numeral 501 indicates a semiconductor integrated circuit device
- reference numeral 255 indicates a semiconductor integrated circuit chip (Chip), respectively.
- Reference numeral 332 indicates a power lead (LEAD) disposed around an array of the Chip 255 .
- Reference numeral 332 a indicates an outwardly-extending portion of the power LEAD 332
- reference numerals 332 b and 332 c respectively indicate portions of the power LEAD 332 , which extend along the periphery of the array of the Chip 255 .
- Reference numerals 370 j , 370 k , 370 p and 370 u - 370 x indicate pads (PADs) of the Chip 255 respectively.
- Reference numerals 355 u - 355 x indicate bonding wires respectively.
- Reference numerals 302 j , 302 k , 302 p and 302 u - 302 x indicate chip-in wires of the Chip 255 respectively.
- Reference numeral 292 indicates an ammeter with a dc power supply (not shown) provided thereinside.
- Reference numeral 400 indicates a selector, and reference numeral 410 indicates a register. In FIG.
- reference numeral 420 a indicates a resistor indicative of a resistance value between the PAD 370 u and the PAD 370 v
- reference numeral 420 b indicates a resistor indicative of a resistance value between the PAD 370 v and the PAD 370 w
- reference numeral 420 c indicates a resistor indicative of a resistance value between the PAD 370 w and the PAD 370 u , respectively.
- the PADs 370 u , 370 v , 370 w and 370 x are respectively connected to the power LEAD 332 by the bonding wires 355 u , 355 v , 355 w and 355 x .
- the PADs 370 u , 370 v , 370 w and 370 x are respectively connected to the selector 400 by the chip-in wires 302 u , 302 v , 302 w and 302 x .
- the PADs 370 j and 370 k are connected to the ammeter 292 .
- the PADs 370 j and 370 k are connected to the selector 400 by the chip-in wires 302 j and 302 k .
- the PAD 370 p is connected to the register 410 by the chip-in wire 302 p.
- another LEAD is provided in addition to the power LEAD 332 .
- the power LEAD 332 may be used as a LEAD (VDD) for a source voltage, and another LEAD may be used as a LEAD (GND) for ground.
- PADs 370 u - 370 x of the Chip 255 are connected to the power LEAD 322 , these PADs are respectively supplied with the source voltage. Since the PAD 370 p is connected to the register 410 , select data inputted from the PAD 370 p is inputted to the register 410 where it is stored.
- a connection test according to the tenth embodiment is carried out in the following manner.
- the selector 400 selects, for example, the PAD 370 u and PAD 370 v , based on the select data stored in the register 410 , and thereby connects the chip-in wire 302 u connected with the PAD 370 u to the chip-in wire 302 k and connects the chip-in wire 302 v connected with the PAD 370 v to the chip-in wire 302 j .
- the ammeter 292 is connected to the PAD 370 u and PAD 370 v to thereby measure a current value corresponding to a resistance value (corresponding to the value represented by the resistor 420 a ) between the PAD 370 u and PAD 370 v .
- a current value at the time that the PAD 370 u and PAD 370 v are respectively connected to the power LEAD 332 by the bonding wire 355 u and the bonding wire 355 v is regarded as a normal value.
- the electrical connection between the PAD 370 u and PAD 370 v is judged to have been cut off.
- the connection test is performed in this way. A connection test is performed similarly even when a combination of other PADs is selected by the selector 400 .
- the semiconductor integrated circuit device 501 includes a semiconductor integrated circuit chip (Chip 255 ) provided with a plurality of PADs (PADs 370 j , 370 k , 370 p and 370 u - 370 x ), one or plural LEADs (power LEAD 332 ) disposed around an array of the semiconductor integrated circuit chip (Chip 255 ), and a plurality of bonding wires (bonding wires 355 u - 355 x ).
- PADs 370 j PADs 370 j , 370 k , 370 p and 370 u - 370 x
- power LEAD 332 power LEAD 332
- At least one LEAD (power LEAD 332 ) of the plurality of LEADs is connected to two or more PADs (PADs 370 u , 370 v , 370 w and 370 x ) of the plurality of PADs by the corresponding bonding wires (bonding wires 355 u - 355 x ) of the plurality of bonding wires.
- the LEAD (power LEAD 332 ) connected to two or more PADs includes portions ( 332 b and 332 c ) which extend along the array of the semiconductor integrated circuit chip (Chip 255 ).
- the semiconductor integrated circuit chip (Chip 255 ) includes PADs (PADs 370 j and 370 k ) for measuring currents flowing between two or more PADs (PADs 370 u - 370 x ) connected to one LEAD and thereby effecting a connection test on the bonding wires ( 355 u - 355 x ) for connecting between the respective PADs.
- PADs 370 j and 370 k PADs for measuring currents flowing between two or more PADs (PADs 370 u - 370 x ) connected to one LEAD and thereby effecting a connection test on the bonding wires ( 355 u - 355 x ) for connecting between the respective PADs.
- the semiconductor integrated circuit chip (Chip 255 ) further includes a selector ( 400 ) for selecting two PADs to be measured.
- an advantageous effect is obtained in that since at least one LEAD (power LEAD 332 ) of the plurality of LEADs is connected to the two or more PADs (PADs 370 u , 370 v , 370 w and 370 x ) of the plurality of PADs by its corresponding bonding wires (bonding wires 355 u - 355 x ) of the plurality of bonding wires, the plurality of PADs lying within the semiconductor integrated circuit chip can be supplied with power.
- the LEAD (power LEAD 332 ) connected to the two or more PADs includes the portions ( 332 b and 332 c ) extending along the periphery of the array of the semiconductor integrated circuit chip (Chip 255 ), the power supply and ground can easily be connected to the plurality of PADs even from any orientations of the periphery of the semiconductor integrated circuit chip.
- the semiconductor integrated circuit chip (Chip 255 ) includes the PADs (PADs 370 j and 370 k ) for measuring currents flowing between the two or more respective PADs (PADs 370 u - 370 x ) connected to one LEAD and thereby effecting the connection test on the bonding wires ( 355 u - 355 x ) for connecting between the respective PADs, a connection test on whether the respective PADs are connected to the LEAD by their corresponding bonding wires, can be done.
- PADs 370 j and 370 k for measuring currents flowing between the two or more respective PADs (PADs 370 u - 370 x ) connected to one LEAD and thereby effecting the connection test on the bonding wires ( 355 u - 355 x ) for connecting between the respective PADs
- the semiconductor integrated circuit chip (Chip 255 ) further includes the selector ( 400 ) for selecting the two PADs to be measured, the PADs for carrying out the connection test are selected to allow a current measurement.
- FIG. 16 is a plan view showing a semiconductor integrated circuit device according to the eleventh embodiment of the present invention.
- reference numeral 502 indicates a semiconductor integrated circuit device
- reference numeral 256 indicates a semiconductor integrated circuit chip (Chip), respectively.
- Reference numerals 430 a - 430 c indicate pads (PADs) of the Chip 256
- reference numerals 480 a , 480 b and 481 a - 481 e indicate chip-in wires, respectively.
- Reference numerals 440 a - 440 d indicate diodes which constitute temperature sensors.
- Reference numeral 401 indicates a selector
- reference numeral 450 indicates a voltmeter, respectively.
- Reference numeral 460 indicates ground (GND).
- the diodes 440 a - 440 d are connected in series.
- the anode of the diode 440 a , the anode of the diode 440 b , the anode of the diode 440 c , the anode of the diode 440 d , and the cathode of the diode 440 d are respectively connected to the selector 401 by the chip-in wires 481 a , 481 b , 481 c , 481 d and 481 e .
- the anode of the diode 440 a is connected even to the PAD 430 c
- the cathode of the diode 440 d is connected to the ground (GND) 460
- An external power (not shown) for causing a current to flow through the diodes 440 a - 440 d connected in series is connected to the PAD 430 c .
- the series-connected diodes 440 a - 440 d are linearly disposed along one direction on the plane of the Chip 256 .
- the selector 401 is connected to the PAD 430 a and PAD 430 b by the chip-in wire 480 a and the chip-in wire 480 b , and the voltmeter 450 is connected between the PAD 430 a and the PAD 430 b .
- a register (not shown) is connected to the selector 401 and PADs (not shown) are connected to the register.
- the selector 401 connects a pair of the chip-in wires of the chip-in wires 481 a - 481 e to the chip-in wire 480 a and the chip-in wire 480 b connected to the PAD 430 a and PAD 430 b .
- the voltmeter 450 measures a voltage between the anode and cathode of the diode connected with the pair of chip-in wires connected to the PAD 430 a and PAD 430 b via the selector 401 .
- the temperature of the Chip 256 placed in the position where the diode selected by the selector 401 is disposed can be recognized based on the voltage measured by the voltmeter 450 .
- the selector 401 selects the continuously-connected two or more diodes of the diodes 440 a - 440 d , based on the select data stored in the register (not shown). A whole voltage of the continuously-connected two or more diodes may be measured by the voltmeter 450 .
- the semiconductor integrated circuit device 502 has a semiconductor integrated circuit chip (Chip 256 ) provided with a plurality of PADs (PADs 430 a - 430 c ), and a plurality of temperature sensors ( 440 a - 440 d ) for measuring a temperature distribution within the semiconductor integrated circuit chip (Chip 256 ).
- a semiconductor integrated circuit chip (Chip 256 ) provided with a plurality of PADs (PADs 430 a - 430 c ), and a plurality of temperature sensors ( 440 a - 440 d ) for measuring a temperature distribution within the semiconductor integrated circuit chip (Chip 256 ).
- the plurality of temperature sensors ( 440 a - 440 d ) are disposed within a semiconductor integrated circuit chip as an array comprising a plurality of temperature sensors connected in series.
- the semiconductor integrated circuit chip (Chip 256 ) further includes a selector ( 401 ) for selecting the temperature sensors ( 440 a - 440 d ).
- the semiconductor integrated circuit chip (Chip 256 ) further includes the selector ( 401 ) for selecting the temperature sensors ( 440 a - 440 d ), temperatures at positions where the respective temperature sensors are disposed, can be measured.
- FIG. 17 is a plan view showing a semiconductor integrated circuit device according to a twelfth embodiment of the present invention.
- reference numeral 503 indicates a semiconductor integrated circuit device
- reference numeral 257 indicates a semiconductor integrated circuit chip (Chip), respectively.
- Reference numerals 431 a - 431 c indicate pads (PADs) of the Chip 257 .
- Reference numerals 482 a , 482 b , 483 a - 481 e , 484 a - 484 c , 485 a - 485 c and 486 indicate chip-in wires respectively.
- Reference numerals 441 a - 441 d , 442 a - 442 d and 443 a - 443 d indicate diodes which constitute temperature sensors.
- Reference numeral 402 indicates a selector, and reference numeral 451 indicates a voltmeter, respectively.
- Reference numerals 461 a - 461 c indicate grounds (GNDs).
- Reference numeral 470 indicates a switch.
- the diodes 441 a - 441 d are connected in series.
- the anode of the diode 441 a , the anode of the diode 441 b , the anode of the diode 441 c , the anode of the diode 441 d and the cathode of the diode 441 d are respectively connected to the selector 402 by the chip-in wires 483 a , 483 b , 483 c , 483 d and 483 e .
- the diodes 442 a - 442 d and the diodes 443 a - 443 d are connected in series and connected to the selector 402 in a manner similar to the diodes 441 a - 441 d .
- the anode of the diode 441 a is connected even to the switch 470 by the chip-in wire 484 a
- the cathode of the diode 441 d is connected even to the ground (GND) 461 a by the chip-in wire 485 a .
- the anode of the diode 442 a is connected even to the switch 470 by the chip-in wire 484 b
- the cathode of the diode 442 d is connected even to the ground (GND) 461 b by the chip-in wire 485 b
- the anode of the diode 443 a is connected even to the switch 470 by the chip-in wire 484 c
- the cathode of the diode 443 d is connected even to the ground (GND) 461 c by the chip-in wire 485 c .
- the series-connected diodes 441 a - 441 d , the series-connected diodes 442 a - 442 d and the series-connected diodes 443 a - 443 d respectively constitute arrays comprising a plurality of temperature sensors linearly disposed along one direction on the plane of the Chip 257 .
- the arrays comprising these plural temperature sensors are parallel-connected to one another and disposed along a direction orthogonal to the one direction on the plane of the Chip 257 .
- the selector 402 is connected to the PAD 431 a and PAD 431 b by the chip-in wire 482 a and the chip-in wire 482 b , and the voltmeter 451 is connected between the PAD 431 a and the PAD 431 b .
- a register (not shown) is connected to the selector 402 , and PADs (not shown) are connected to the register.
- the switch 470 is connected to the PAD 431 c by the chip-in wire 486 .
- An external power supply (not shown) for allowing currents to flow through the diodes 441 a through 441 d , 442 a through 442 d and 443 a through 443 d connected in series is connected to the PAD 431 c.
- the switch 470 connects any one of the chip-in wires 484 a through 484 c to the PAD 431 c .
- the selector 402 connects a pair of chip-in wires of the chip-in wires 483 a through 483 e to the chip-in wire 482 a and chip-in wire 482 b connected to the PAD 431 a and PAD 431 b .
- the voltmeter 451 measures a voltage between the anode and cathode of the diode connected with the pair of chip-in wires connected to the PAD 431 a and PAD 431 b via the selector 402 .
- the temperature of the Chip 257 placed in the position where the diode selected by the selector 402 is disposed can be recognized based on the voltage measured by the voltmeter 451 .
- the selector 402 selects the continuously-connected two or more diodes of the array of the series-connected diodes selected by the switch 470 , based on the select data stored in the register (not shown). Then, a whole voltage across the continuously-connected two or more diodes may also be measured by the voltmeter 451 .
- the semiconductor integrated circuit device 503 has a semiconductor integrated circuit chip (Chip 257 ) provided with a plurality of PADs (PADs 431 a - 431 c ), and a plurality of temperature sensors ( 441 a - 441 d , 442 a - 442 d and 443 a - 443 d ) for measuring a temperature distribution within the semiconductor integrated circuit chip (Chip 257 ).
- a semiconductor integrated circuit chip Chip 257
- PADs 431 a - 431 c PADs 431 a - 431 c
- a plurality of temperature sensors 441 a - 441 d , 442 a - 442 d and 443 a - 443 d
- the plurality of temperature sensors ( 441 a - 441 d , 442 a - 442 d and 443 a - 443 d ) are disposed within a semiconductor integrated circuit chip as plural arrays ( 441 a - 441 d , 442 a - 442 d and 443 a - 443 d ) in which arrays comprising a plurality of temperature sensors connected in series are parallel-connected to one another.
- the semiconductor integrated circuit chip (Chip 257 ) further includes a switch ( 470 ) for selecting arrays comprising temperature sensors and a selector ( 402 ) for selecting the temperature sensors of the respective arrays.
- the semiconductor integrated circuit chip (Chip 257 ) further includes a switch ( 470 ) for selecting the arrays comprised of the temperature sensors, and the selector ( 402 ) for selecting the temperature sensors of the respective arrays, temperatures at positions where the respective temperature sensors are disposed, can be measured.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor integrated circuit device of an SIP (System In a Package) using semiconductor integrated circuit chips with I/F (Interface) functions added thereto.
- 2. Description of the Prior Art
- FIG. 18 is a plan view showing a semiconductor integrated circuit device (related art example 1) of a conventional SIP (System In a Package). In the drawing,
reference numeral 10 indicates a bonding pad (bonding PAD),reference numeral 20 indicates a semiconductor integrated circuit chip A (Chip A) disposed on the bondingPAD 10, andreference numeral 35 indicates a semiconductor integrated circuit chip B (Chip B) excluding I/F functions, which is disposed on the bondingPAD 10, respectively. Reference numerals 40 a-40 e and 43 a-43 e respectively indicate pads (PADs) of the Chip A20, and reference numerals 41 a-41 e and 42 a-42 d respectively indicate pads (PADs) of the Chip B35. Reference numerals 50 a-50 f and 51 a-51 i respectively indicate connecting leads (LEADs) disposed around the bondingPAD 10.Reference numerals Reference numerals - The operation of the semiconductor integrated circuit device will next be described.
- The
bonding wires PADs 43 a and 43 b of the Chip A20 to theLEADs bonding wires PADs LEADs bonding wire 60 d connects thePAD 40 d of the Chip A20 to thePAD 41 d of the Chip B35. Since thesebonding wires - On the other hand, the
bonding wires PADs LEADs bonding wires PADs LEADs bonding wires - FIG. 19 is a plan view showing a semiconductor integrated circuit device (related art example 2) of a conventional SIP (System In a Package). In the drawing,
reference numeral 16 indicates a bonding PAD,reference numeral 253 indicates a Chip A disposed on the bonding PAD16, andreference numeral 254 indicates a Chip B disposed on thebonding PAD 16, respectively. Reference numerals 311 a-311 h and 311 p indicate PADs of the Chip A253, andreference numerals Reference numerals PAD 16, andreference numerals Reference numerals - The operation of the semiconductor integrated circuit device will next be explained.
- The signal LEADs321 a, 321 c, 321 e, 321 g, 321 i and 321 j are respectively connected to the
PADs bonding wires power LEADs PADs bonding wires PAD 16 is fixed by the bonding PAD fixing LEADs301 a and 361 b. - Since the
PADs corresponding power LEADs - There arises a drawback in that since the conventional semiconductor integrated circuit device is constructed as described above, a further reduction in chip size where a plurality of chips are mounted, will cause a difficulty in connecting bonding wires between PADs of a chip and LEADs at positions where the PADs of the chip and the LEADs do not adjoin, when the number of the bonding wires is identical or increases, thereby interfering with the reduction in chip size.
- There also arises a drawback in that a further reduction in chip size where a plurality of chips are mounted, will cause a difficulty in supplying stable power at positions where PADs of a chip and LEADs do not adjoin, when the number of bonding wires is identical or increases, thereby interfering with the reduction in chip size.
- Further, there arises a drawback in that since a plurality of chips are disposed adjacent to one another, the influence of temperatures on the respective chips by heat generation of the chips cannot be avoided, and when a chip size is further reduced, the condition of a chip-in temperature distribution must be confirmed from the need for taking into consideration the above influence of temperatures on the respective chips.
- This invention has been made to solve the foregoing drawbacks. It is therefor an object of the present invention to obtain a semiconductor integrated circuit device capable of easily and reliably connecting bonding wires between PADs and LEADs.
- It is another object of the present invention to obtain a semiconductor integrated circuit device that ensures the supply of stable power.
- It is still another of the present invention to obtain a semiconductor integrated circuit device capable of confirming the condition of a chip-in temperature distribution.
- According to a first aspect of the present invention, there is provided a semiconductor integrated circuit device including at least two semiconductor integrated circuit chips respectively provided with a plurality of PADs, a plurality of LEADs disposed around arrays of the semiconductor integrated circuit chips, and a plurality of bonding wires, wherein the plurality of bonding wires are connected so as not to straddle one semiconductor integrated circuit chip and allow wiring between the PADs of the other integrated circuit chip and the LEADs.
- Thus, wiring for long bonding wires extending across the one semiconductor integrated circuit chip can be eliminated, and electrical connections of the bonding wires between the PADs and LEADs are made easily and reliably.
- According to a second aspect of the present invention, there is provided a semiconductor integrated circuit device including a semiconductor integrated circuit chip provided with a plurality of PADs, a plurality of LEADs disposed around the semiconductor integrated circuit chip, and two bonding wires for connecting one LEAD of the plurality of LEADs to the two PADs of the plurality of PADs.
- Thus, since wiring is made between one LEAD and two PADs, the number of LEADs to be used can be reduced.
- According to a third aspect of the present invention, there is provided a semiconductor integrated circuit device including a semiconductor integrated circuit chip provided with a plurality of PADs, a plurality of LEADs disposed around the semiconductor integrated circuit chip, and a bonding wire for connecting between power supplies lying within the semiconductor integrated circuit chip.
- Thus, power enhancement can be made between the power supplies, and the area of a power supply wiring region can be reduced to diminish the area of the semiconductor integrated circuit chip.
- According to a fourth aspect of the present invention, there is provided a semiconductor integrated circuit device including a semiconductor integrated circuit chip provided with a plurality of PADs, one or a plurality of LEADs disposed around an array of the semiconductor integrated circuit chip, and a plurality of bonding wires. At least one LEAD of the plurality of LEADs is connected to two or more PADs of the plurality of PADs by the corresponding bonding wires of the plurality of bonding wires.
- Thus, the plurality of PADs lying within a semiconductor integrated circuit chip can be supplied with power.
- According to a fifth aspect of the present invention, there is provided a semiconductor integrated circuit device including a semiconductor integrated circuit chip provided with a plurality of PADs, and a plurality of temperature sensors for measuring a temperature distribution within the semiconductor integrated circuit chip.
- Thus, a temperature distribution lying within the semiconductor integrated circuit chip is recognized and estimated, thereby reducing the size of the semiconductor integrated circuit chip.
- FIG. 1 is a plan view showing a semiconductor integrated circuit device according to a first embodiment of the present invention;
- FIG. 2 is a plan view illustrating a semiconductor integrated circuit device according to a second embodiment of the present invention;
- FIG. 3 is a plan view depicting a semiconductor integrated circuit device according to a third embodiment of the present invention;
- FIG. 4 is a cross-sectional view taken along line IV-IV of FIG. 3;
- FIG. 5 is a cross-sectional view taken along line V-V of FIG. 3;
- FIG. 6 is a plan view showing a semiconductor integrated circuit device according to a fourth embodiment of the present invention;
- FIG. 7 is a cross-sectional view taken along line VII-VII of FIG. 6;
- FIG. 8 is a plan view illustrating a semiconductor integrated circuit device according to a fifth embodiment of the present invention;
- FIG. 9 is a cross-sectional view taken along IX-IX of FIG. 8;
- FIG. 10 is a plan view showing a semiconductor integrated circuit device according to a sixth embodiment of the present invention;
- FIG. 11 is a plan view depicting a semiconductor integrated circuit device according to a seventh embodiment of the present invention;
- FIG. 12 is a plan view illustrating a semiconductor integrated circuit device according to an eighth embodiment of the present invention;
- FIG. 13 is a plan view showing a semiconductor integrated circuit device according to a ninth embodiment of the present invention;
- FIG. 14 is a plan view illustrating a semiconductor integrated circuit device according to a tenth embodiment of the present invention;
- FIG. 15 is a diagrammatic illustration of the semiconductor integrated circuit device according to the tenth embodiment of the present invention;
- FIG. 16 is a plan view showing a semiconductor integrated circuit device according to an eleventh embodiment of the present invention;
- FIG. 17 is a plan view illustrating a semiconductor integrated circuit device according to a twelfth embodiment of the present invention;
- FIG. 18 is a plan view showing a semiconductor integrated circuit device (related art example 1) of a conventional SIP; and
- FIG. 19 is a plan view illustrating a semiconductor integrated circuit device (related art example 2) of a conventional SIP.
- An embodiment of the present invention will be described below.
- First Embodiment
- FIG. 1 is a plan view showing a semiconductor integrated circuit device according to a first embodiment of the present invention. In FIG. 1,
reference numeral 1 indicates a semiconductor integrated circuit device.Reference numeral 10 indicates a bonding pad (bonding PAD),reference numeral 20 indicates a semiconductor integrated circuit chip A (Chip A) disposed on thebonding PAD 10, andreference numeral 30 indicates a semiconductor integrated circuit chip B (Chip B) including interface functions (I/F functions), which is disposed on thebonding PAD 10, respectively. Reference numerals 40 a-40 e indicate pads (PADs) of the Chip A20, and reference numerals 41 a-41 e and 42 a-42 d indicate pads (PADs) of the Chip B30, respectively. Reference numerals 50 a-50 d indicate leads (LEADs) disposed around arrays of the Chip A20 and Chip B30 disposed on thebonding PAD 10. Reference numerals 60 a-60 e and 61 a-61 d respectively indicate bonding wires.Reference numeral 70 a indicates a wiring element which carries out the I/F function of the Chip B30,reference numeral 70 b indicates a driver element which performs the I/F function of the Chip B30,reference numeral 70 c indicates a receiver element which performs the I/F function of the Chip B30, andreference numeral 70 d indicates a bidirectional buffer element which carries out the I/F function of the Chip B30, respectively. - Electrical connections will next be described.
- The
PADs PADs bonding wires PADs bonding wires - The
wiring element 70 a, which carries out the I/F function, is connected between thePAD 41 a andPAD 42 a of the Chip B30. Thedriver element 70 b, which performs the I/F function, is connected between thePAD 41 b andPAD 42 c of the Chip B30. Thereceiver element 70 c, which performs the I/F function, is connected between thePAD 41 c andPAD 42 b of the Chip B30. Thebidirectional buffer element 70 d, which carries out the I/F function, is connected between thePAD 41 d andPAD 41 e of the Chip B30 and thePAD 42 d thereof. - In the semiconductor integrated
circuit device 1 according to the first embodiment, the Chip B30 including the I/F functions, is disposed between the Chip A20 and theLEADs 50 a through 50 d to wire between the Chip A20 and the LEADs 50 a-50 d. When thePAD 40 a of the Chip A20 and theLEAD 50 a are connected to each other, they are connected via thewiring element 70 a of the Chip B30. When thePAD 40 b of the Chip A20 and theLEAD 50 c are connected to each other, they are connected via thedriver element 70 b of the Chip B30. When thePAD 40 c of the Chip A20 and theLEAD 50 b are connected to each other, they are connected via thereceiver element 70 c of the Chip B30. When thePAD 40 d andPAD 40 e of the Chip A20 and the LEAD50 d are connected to one another, they are connected via thebidirectional buffer element 70 d of the Chip B30. - While the
driver element 70 b andreceiver element 70 c of the Chip B30 are provided so as to intersect within the Chip B30 in FIG. 1,other wiring element 70 a and thebidirectional buffer element 70 d may be provided so as to intersect other elements respectively. While thewiring element 70 a, thedriver element 70 b, thereceiver element 70 c and thebidirectional buffer element 70 d are provided as the I/F functions one by one in FIG. 1, each of the I/F functions may comprise at least one type of element selected from a set comprising these four types of elements. - The operation of the semiconductor integrated circuit device will next be explained.
- Since the
PAD 40 a of the Chip A20 is connected to the LEAD50 a through thewiring element 70 a of the Chip B30, the transfer of a signal between thePAD 40 a and the LEAD50 a (when the LEAD50 a is of a signal LEAD) or the supply of power therebetween (when the LEAD50 a is of a power LEAD) is performed. - Since the
PAD 40 b of the Chip A20 is connected to theLEAD 50 c via thedriver element 70 b of the Chip B30, a signal outputted from thePAD 40 b is outputted to theLEAD 50 c through thedriver element 70 b. - Since the
PAD 40 c of the Chip A20 is connected to the LEAD50 b via thereceiver element 70 c of the Chip B30, a signal inputted to the LEAD50 b is inputted to thePAD 40 c through thereceiver element 70 c. - Since the
PAD 40 d andPAD 40 e of the Chip A20 are connected to the LEAD50 d through thebidirectional buffer element 70 d of the Chip B30, a signal outputted from thePAD 40 d is outputted to the LEAD50 d through thebidirectional buffer element 70 d, whereas a signal inputted to the LEAD50 d is inputted to thePAD 40 e via thebidirectional buffer element 70 d. - As described above, the semiconductor integrated
circuit device 1 according to the first embodiment includes at least two semiconductor integrated circuit chips (Chip A20 and Chip B30) respectively provided with a plurality of PADs (PADs 40 a-40 e, 41 a-41 e and 42 a-42 d), a plurality of LEADs (LEADs 50 a-50 d) disposed around the arrays of the semiconductor integrated circuit chips, and a plurality of bonding wires (bonding wires 60 a-60 e and 61 a-61 d). The plurality of bonding wires are connected so as not to straddle one semiconductor integrated circuit chip (Chip B30) and allow wiring between the PADs (PADs 40 a-40 e) of the other semiconductor integrated circuit chip (Chip A20) and the LEADs (LEADs50-50 d). - Further, the semiconductor integrated
circuit device 1 according to the first embodiment is configured such that one semiconductor integrated circuit chip (Chip B30) has the I/F functions between the other semiconductor integrated circuit chip (Chip A20) and the LEADs (LEADs 50 a-50 d). - Furthermore, the semiconductor integrated
circuit device 1 according to the first embodiment is configured in such a manner that each of the I/F functions includes at least one element selected from the set of the wiring element (70 a), driver element (70 b), receiver element (70 c) and bidirectional buffer element (70 d). - According to the first embodiment as described above, an advantageous effect is obtained in that since the Chip A20 and the LEADs 50 a-50 d are connected to one another through the Chip B30 including the I/F functions, the electrical wiring of long bonding wires that straddle the Chip B30, can be eliminated, and the wires lying between the Chip A20 and the LEADs 50 a-50 d can also be crossed each other. Further, an advantageous effect is obtained in that the Chip A20 and the LEADs 50 a-50 d can be connected to one another via the
driver element 70 b,receiver element 70 c andbidirectional buffer element 70 d. - Second Embodiment
- FIG. 2 is a plan view showing a semiconductor integrated circuit device according to a second embodiment of the present invention. In FIG. 2, reference numeral2 indicates a semiconductor integrated circuit device.
Reference numeral 11 indicates a bonding pad (bonding PAD),reference numeral 21 indicates a semiconductor integrated circuit chip A (Chip A) disposed on thebonding PAD 11,reference numeral 80 indicates a semiconductor integrated circuit chip (I/F Chip) including interface functions (I/F functions), which is disposed on thebonding PAD 11, andreference numeral 31 indicates a semiconductor integrated circuit chip (Chip B) disposed between portions where the I/F functions of the I/F chip80 are provided, respectively. Reference numerals 90 a-90 d indicate pads (PADs) of the Chip A21, reference numerals 91 a-91 d, 92 a-92 e, 95 a-95 e and 96 a-96 d indicate pads (PADs) of the I/F Chip80, and reference numerals 93 a-93 e and 94 a-94 e indicate pads (PADs) of the Chip B31, respectively. Reference numerals 100 a-100 d respectively indicate leads (LEADs) disposed around arrays of the Chip A21 and I/F Chip 80 disposed on thebonding PAD 11. Reference numerals 110 a-110 d, 111 a-111 e, 112 a-112 e, and 113 a-113 d indicate bonding wires respectively.Reference numerals Reference numerals 120 b and 121 b respectively indicate driver elements which carry out I/F functions of the I/F Chip80.Reference numerals Reference numerals 120 d and 121 d respectively indicate bidirectional buffer elements which carry out I/F functions of the I/F Chip80. - Electrical connections will next be explained.
- The
PADs PADs bonding wires PADs PADs bonding wires PADs PADs bonding wires PADs LEADs bonding wires - The
wiring elements PAD 91 a andPAD 92 a of the I/F Chip 80 and between thePAD 95 a andPAD 96 a thereof. Thereceiver element 120 c and thedriver element 121 b, which carry out the I/F functions, are respectively connected between thePAD 91 b andPAD 92 c of the I/F Chip 80 and between thePAD 95 b andPAD 96 c thereof. The driver element 120 b and thereceiver element 121 c, which carry out the I/F functions, are respectively connected between the PAD 91 c and PAD 92 b of the I/F Chip 80 and between thePAD 95 c andPAD 96 b thereof. The bidirectional buffer element 120 d and thebidirectional buffer element 121 d, which carry out the I/F functions, are respectively connected between thePAD 91 d of the I/F Chip 80 and thePAD 92 d andPAD 92 e thereof, and between thePAD 95 d andPAD 95 e of the I/F chip 80 and thePAD 96 d thereof. - In the semiconductor integrated circuit device2 according to the second embodiment, the I/
F Chip 80 is disposed between the Chip A21 and the LEADs 100 a-100 d, and the Chip B31 is placed on between portions where the I/F functions of the I/F Chip 80 are provided, in order to wire between the Chip A21 and the Chip B31 and between the Chip B31 and the LEADs 100 a-100 d. When thePAD 90 a of the Chip A21 and thePAD 93 a of the Chip B31 are connected to each other, they are connected via thewiring element 120 a of the I/F Chip 80. When thePAD 94 a of the Chip B31 and theLEAD 100 a are connected to each other, they are connected via thewiring element 121 a of the I/F Chip 80. When thePAD 90 b of the Chip A21 and thePAD 93 c of the Chip B31 are connected to each other, they are connected via thereceiver element 120 c of the I/F Chip 80. When thePAD 94 b of the Chip B31 and theLEAD 100 c are connected to each other, they are connected via thedriver element 121 b of the I/F Chip 80. When the PAD 90 c the Chip A21 and thePAD 93 b of the Chip B31 are connected to each other, they are connected via the driver element 120 b of the I/F Chip 80. When thePAD 94 c of the Chip B31 and theLEAD 100 b are connected to each other, they are connected via thereceiver element 121 c of the I/F Chip 80. When thePAD 90 d of the Chip A21 and thePAD 93 d andPAD 93 e of the Chip B31 are connected to one another, they are connected via the bidirectional buffer element 120 d of the I/F Chip80. When thePAD 94 d andPAD 94 e of the Chip B31 and theLEAD 100 d are connected to one another, they are connected via thebidirectional buffer element 121 d of the I/F Chip 80. - While the driver element120 b and
receiver element 120 c of the I/F Chip 80, and thedriver element 121 b andreceiver element 121 c thereof are respectively provided so as to intersect one another within the I/F Chip 80 in FIG. 2,other wiring elements bidirectional buffer elements 120 d and 121 d may be provided so as to intersect other elements respectively. Further, while thewiring elements driver elements 120 b and 121 b, thereceiver elements bidirectional buffer elements 120 d and 121 d are respectively provided as the I/F functions in FIG. 2, each of the I/F functions may comprise at least one type of element selected from a set comprising these four types of elements. - The operation of the semiconductor integrated circuit device will next be described.
- Since the
PAD 94 a of the Chip B31 is connected to itscorresponding LEAD 100 a via thewiring element 121 a of the I/F Chip 80, the transfer of a signal between thePAD 94 a and theLEAD 100 a (when theLEAD 100 a is of a signal LEAD) or the supply of power therebetween (when theLEAD 100 a is of a power LEAD) is performed. - Since the
PAD 94 b of the Chip B31 is connected to itscorresponding LEAD 100 c via thedriver element 121 b of the I/F Chip 80, a signal outputted from thePAD 94 b is outputted to the LEAD100 c through thedriver element 121 b. - Since the
PAD 94 c of the Chip B31 is connected to itscorresponding LEAD 100 b via thereceiver element 121 c of the I/F chip80, a signal inputted to theLEAD 100 b is inputted to thePAD 94 c through thereceiver element 121 c. - Since the
PAD 94 d andPAD 94 e of the Chip B31 are connected to theircorresponding LEAD 100 d via thebidirectional buffer element 121 d of the I/F Chip 80, a signal outputted from thePAD 94 d is outputted to theLEAD 100 d through thebidirectional buffer element 121 d, whereas a signal inputted to theLEAD 100 d is inputted to thePAD 94 e through thebidirectional buffer element 121 d. - Since the
PAD 93 a of the Chip B31 is connected to itscorresponding PAD 90 a of the Chip A21 via thewiring element 120 a of the I/F Chip 80, the transfer of a signal between thePAD 93 a and thePAD 90 a (when thePAD 93 a is of a signal PAD) or the supply of power therebetween (when thePAD 93 a is of a power PAD) is performed. - Since the
PAD 93 b of the Chip B31 is connected to its corresponding PAD 90 c of the Chip A21 via the driver element 120 b of the I/F Chip80, a signal outputted from thePAD 93 b is supplied to the PAD 90 c through the driver element 120 b. - Since the
PAD 93 c of the Chip B31 is connected to itscorresponding PAD 90 b of the Chip A21 via thereceiver element 120 c of the I/F Chip 80, a signal outputted from thePAD 90 b is supplied to thePAD 93 c through thereceiver element 120 c. - Since the
PAD 93 d andPAD 93 e of the Chip B31 are connected to theircorresponding PAD 90 d of the Chip A21 via the bidirectional buffer element 120 d of the I/F Chip 80, a signal outputted from thePAD 93 d is supplied to thePAD 90 d through the bidirectional buffer element 120 d, whereas a signal outputted from thePAD 90 d is supplied to thePAD 93 e through the bidirectional buffer element 120 d. - As described above, the semiconductor integrated circuit device2 according to the second embodiment includes two semiconductor integrated circuit chips (Chip A21 and Chip B31) respectively provided with a plurality of PADs (PADs 90 a-90 d, PADs 93 a-93 e and PADs 94 a-94 e), a plurality of LEADs (LEADs 100 a-100 d) disposed around the arrays of the semiconductor integrated circuit chips, and a plurality of bonding wires (bonding wires 111 a-111 e, 112 a-112 e and 113 a-113 d). The plurality of bonding wires are connected so as not to straddle one semiconductor integrated circuit chip (Chip B31) and allow wiring between the PADs (PADs 90 a-90 d) of the other semiconductor integrated circuit chip (Chip A21) and the LEADs (LEADs 100 a-100 d).
- Further, the semiconductor integrated circuit device2 according to the second embodiment has also a third semiconductor integrated circuit chip (I/F Chip 80) provided with a plurality of PADs (PADs 91 a-91 d, 92 a-92 e, 95 a-95 e and 96 a-96 d). The third semiconductor integrated circuit chip (I/F Chip 80) has the I/F functions between the other semiconductor integrated circuit chip (Chip A21) and the one semiconductor integrated circuit chip (Chip B31) and the I/F functions between the one semiconductor integrated circuit chip (Chip B31) and the LEADs (LEADs 100 a-100 d).
- Furthermore, the semiconductor integrated circuit device2 according to the second embodiment is configured in such a manner that each of the I/F functions includes at least one element selected from the set of the wiring elements (120 a and 121 a), driver elements (120 b and 121 b), receiver elements (120 c and 121 c) and bidirectional buffer elements (120 d and 121 d).
- According to the second embodiment as described above, an advantageous effect is obtained in that since the Chip A21 and the Chip B31, and the Chip B31 and the LEADs 100 a-100 d are respectively connected to one another through the I/
F Chip 80 including the I/F functions, the electrical wiring of long bonding wires that straddle the Chip B31, can be eliminated when the Chip A21 and the LEADs 100 a-100 d are connected, and the wires lying between the Chip A21 and the LEADs 100 a-100 d can also be crossed each other. An advantageous effect is also obtained in that the Chip A21 and the LEADs 100 a-100 d can be connected to one another via thedriver elements 120 b and 121 b,receiver elements bidirectional buffer elements 120 d and 121 d. Further, when the Chip B31 and the Chip A21 are connected to each other, and the Chip B31 and the LEADs 100 a-100 d are connected, the electrical wiring of long bonding wires that extend across the I/F Chip 80, can be eliminated, and the wires lying between the Chip B31 and the Chip A21 and between the Chip B31 and the LEADs 100 a-100 d can also be crossed one another. Furthermore, an advantageous effect is obtained in that the Chip B31 and the Chip A21, and the Chip B31 and the LEADs 100 a-100 d can respectively be connected to one another via thedriver elements 120 b and 121 b,receiver elements bidirectional buffer elements 120 d and 121 d. - Third Embodiment
- FIG. 3 is a plan view showing a semiconductor integrated circuit device according to a third embodiment of the present invention. FIG. 4 is a cross-sectional view taken along line IV-IV of FIG. 3, and FIG. 5 is a cross-sectional view taken along line V-V of FIG. 3, respectively. In FIG. 4,
reference numeral 3 indicates a semiconductor integrated circuit device.Reference numeral 12 indicates a bonding pad (bonding PAD),reference numeral 22 indicates a semiconductor integrated circuit chip A (Chip A) disposed on thebonding PAD 12,reference numeral 81 indicates an I/F semiconductor integrated circuit chip (I/F Chip) including interface functions (I/F functions), which is disposed on thebonding PAD 12,reference numeral 32 indicates a semiconductor integrated circuit chip B (Chip B) disposed on the I/F chip 81, andreference numeral 130 indicates a height adjusting semiconductor integrated circuit chip (height adjustment Chip) including interface functions (I/F functions), which is disposed on the I/F chip 81, respectively. Reference numerals 140 a-140 j indicate pads (PADs) of the Chip A22, reference numerals 141 a-141 e and 142 a-142 d indicate pads (PADs) of the height adjustment Chip130, and reference numerals 141 f-141 j and 142 f-142 j indicate pads (PADs) of the Chip B32, respectively. Reference numerals 150 a-150 d and 150 f-150 j respectively indicate leads (LEADs) disposed around arrays of the Chip A22 and I/F Chip81 disposed on the bonding PAD12. Reference numerals 160 a-160 j, 161 a-161 d, and 161 f-161 j indicate bonding wires respectively.Reference numeral 170 a indicates a wiring element which carries out an I/F function of the height adjusting Chip130. Reference numeral 170 b indicates a driver element which carries out an I/F function of the height adjusting Chip130. Reference numeral 170 c indicates a receiver element which carries out an I/F function of the height adjusting Chip130.Reference numeral 170 d indicates a bidirectional buffer element which carries out an I/F function of the height adjusting Chip130. - Electrical connections will next be explained.
- The
PADs PADs bonding wires PADs LEADs bonding wires PADs PADs bonding wires PADs LEADs bonding wires - The
wiring element 170 a, which carries out the I/F function, is connected between thePAD 141 a andPAD 142 a of theheight adjusting Chip 130. The driver element 170 b, which effects the I/F function, is connected between thePAD 141 b and PAD 142 c of theheight adjusting Chip 130. The receiver element 170 c, which carries out the I/F function, is connected between thePAD 141 c andPAD 142 b of theheight adjusting Chip 30. Thebidirectional buffer element 170 d, which carries out the I/F function, is connected between thePAD 141 d and PAD 141 e of theheight adjusting Chip 130 and thePAD 142 d thereof. - In the semiconductor integrated
circuit device 3 according to the third embodiment, the height adjusting I/F Chip 130 is disposed on the I/F Chip 81 placed between the Chip A22 and the LEADs 150 a-150 d in order to wire between the Chip A22 and the LEADs 150 a-150 d. Further, the Chip B32 is placed at a portion where the height adjusting I/F Chip 130 of the I/F Chip 81 is not disposed. When thePAD 140 a of the Chip A22 and theLEAD 150 a are connected to each other, they are connected via thewiring element 170 a of the height adjusting I/F Chip 130. When thePAD 140 b of the Chip A22 and theLEAD 150 c are connected to each other, they are connected via the driver element 170 b of the height adjusting I/F Chip 130. When thePAD 140 c of the Chip A22 and theLEAD 150 b are connected to each other, they are connected via the receiver element 170 c of the height adjusting I/F Chip130. When thePAD 140 d andPAD 140 e of the Chip A22 and theLEAD 150 d are connected to one another, they are connected via thebidirectional buffer element 170 d of the height adjusting I/F Chip 130. - While the driver element170 b and receiver element 170 c of the height adjusting I/
F Chip 130 are provided so as to intersect each other within the height adjusting I/F Chip 130 in FIG. 3,other wiring element 170 a andbidirectional buffer element 170 d may be provided so as to intersect other elements respectively. Further, while thewiring element 170 a, driver element 170 b, receiver element 170 c andbidirectional buffer element 170 d are provided one by one as the I/F functions in FIG. 3, each of the I/F functions may comprise at least one type of element selected from a set comprising these four types of elements. - The operation of the semiconductor integrated circuit device will next be described.
- Since the
PAD 140 a of the Chip A22 is connected to itscorresponding LEAD 150 a via thewiring element 170 a of the height adjusting I/F Chip 130, the transfer of a signal between thePAD 140 a and theLEAD 150 a (when theLEAD 150 a is of a signal LEAD) or the supply of power therebetween (when theLEAD 150 a is of a power LEAD) is performed. - Since the
PAD 140 b of the Chip A22 is connected to itscorresponding LEAD 150 c via the driver element 170 b of the height adjusting I/F Chip 130, a signal outputted from thePAD 140 b is outputted to theLEAD 150 c through the driver element 170 b. - Since the
PAD 140 c of the Chip A22 is connected to its corresponding LEAD150 b via the receiver element 170 c of the height adjusting I/F chip 130, a signal inputted to the LEAD150 b is inputted to thePAD 140 c through the receiver element 170 c. - Since the
PAD 140 d andPAD 140 e of the Chip A22 are connected to theircorresponding LEAD 150 d via thebidirectional buffer element 170 d of the height adjusting I/F Chip 130, a signal outputted from thePAD 140 d is outputted to theLEAD 150 d through thebidirectional buffer element 170 d, whereas a signal inputted to theLEAD 150 d is inputted to thePAD 140 e through thebidirectional buffer element 170 d. - As described above, the semiconductor integrated
circuit device 3 according to the third embodiment includes two semiconductor integrated circuit chips (Chip A22 and Chip B32) respectively provided with a plurality of PADs (PADs 140 a-140 j, 141 f-141 j, and 142 f-142 j), a plurality of LEADs (LEADs 150 a-150 j) disposed around the arrays of the semiconductor integrated circuit chips, and a plurality of bonding wires (bonding wires 160 a-160 j, 161 a-161 d and 161 f-161 j). The plurality of bonding wires are connected so as not to straddle or extend across one semiconductor integrated circuit chip (Chip B32) and allow wiring between the PADs (PADs 140 a-140 j) of the other semiconductor integrated circuit chip (Chip A22) and the LEADs (LEADs 150 a-150 d). - Further, the semiconductor integrated
circuit device 3 according to the third embodiment has also a third semiconductor integrated circuit chip (I/F Chip 81) disposed under the one semiconductor integrated circuit chip (Chip B32), and a height adjusting semiconductor integrated circuit chip (height adjusting Chip 130) provided with a plurality of PADs (PADs 141 a-141 e and 142 a-142 d), which is disposed on the third semiconductor integrated circuit chip (I/F Chip 81) so as to adjoin the one semiconductor integrated circuit chip (Chip B32). The height adjusting semiconductor integrated circuit chip (height adjusting Chip 130) has the I/F functions between the other semiconductor integrated circuit chip (Chip A22) and the LEADs (LEADs 150 a-150 d). The plurality of PADs (PADs 141 a-141 e and 142 a-142 d) of the height adjusting semiconductor integrated circuit chip (height adjusting Chip130) are respectively disposed on the same plane as the plurality of PADs (PADs 140 a-140 j) of the other semiconductor integrated circuit chip (Chip A22). - Furthermore, the semiconductor integrated
circuit device 3 according to the third embodiment is configured in such a manner that each of the I/F functions includes at least one element selected from the set of the wiring element (170 a), driver element (170 b), receiver element (170 c) and bidirectional buffer element (170 d). - According to the third embodiment as described above, an advantageous effect is obtained in that since the Chip A22 and LEADs 150 a-150 d are connected via the height adjusting Chip130 including the I/F functions, which is disposed on the I/
F Chip 81, adjacent to the Chip B32, the electrical wiring of long bonding wires that extend across the Chip B32, can be eliminated when the Chip A22 and the LEADs 150 a-150 d are connected, and the wires lying between the Chip A22 and the LEADs 150 a-150 d can also be crossed each other. An advantageous effect is also obtained in that the Chip A22 and the LEADs 150 a-150 d can be connected to one another via the driver element 170 b, receiver element 170 c andbidirectional buffer element 170 d. Further, an advantageous effect is obtained in that since the PADs 141 a-141 e and 142 a-142 d of theheight adjusting Chip 130 are disposed flush with the PADs 140 a-140 j of the Chip A22, wiring can easily be carried out. - Fourth Embodiment
- FIG. 6 is a plan view showing a semiconductor integrated circuit device according to a fourth embodiment of the present invention. FIG. 7 is a cross-sectional view taken along line VII-VII of FIG. 6 and also shows elements of structure or components which appear in a cross-section taken along line VIIa-VIIa of FIG. 6 to intelligibly show a structure of the semiconductor integrated circuit device. In FIG. 6,
reference numeral 4 indicates a semiconductor integrated circuit device.Reference numeral 13 indicates a bonding pad (bonding PAD),reference numeral 23 indicates a semiconductor integrated circuit chip A (Chip A) disposed on thebonding PAD 13,reference numeral 82 indicates a semiconductor integrated circuit chip (I/F Chip) including interface functions (I/F functions), which is disposed on thebonding PAD 13, andreference numeral 33 indicates a semiconductor integrated circuit chip B (Chip B) disposed on the I/F Chip 82, respectively. Reference numerals 180 a-180 h indicate pads (PADs) of the Chip A23,reference numerals F Chip 82, andreference numerals F Chip 82 disposed on thebonding PAD 13. Reference numerals 200 a-200 h and 201 a-201 g indicate bonding wires respectively.Reference numeral 210 a indicates a wiring element which carries out an I/F function of the I/F Chip 82.Reference numeral 210 b indicates a driver element which carries out an I/F function of the I/F Chip 82.Reference numeral 210 c indicates a receiver element which carries out an I/F function of the I/F Chip 82.Reference numeral 210 d indicates a bidirectional buffer element which carries out an I/F function of the I/F Chip 82. - Electrical connections will next be explained.
- The
PADs PADs F Chip 82 by thebonding wires PADs PADs bonding wires PADs LEADs bonding wires PADs LEADs bonding wires - The
wiring element 210 a, which carries out the I/F function, is connected between thePAD 181 a andPAD 184 a of the I/F Chip 82. Thedriver element 210 b, which effects the I/F function, is connected between thePAD 181 c andPAD 184 e of the I/F Chip 82. Thereceiver element 210 c, which carries out the I/F function, is connected between thePAD 181 e andPAD 184 c of the I/F Chip82. Thebidirectional buffer element 210 d, which carries out the I/F function, is connected between thePAD 181 g andPAD 181 h of the I/F Chip 82 and thePAD 184 g thereof. - In the semiconductor integrated
circuit device 4 according to the fourth embodiment, the I/F Chip 82 is disposed under the Chip B33 placed between the Chip A23 and the LEADs 190 a-190 g in order to wire between the Chip A23 and the LEADs 190 a-190 g. When thePAD 180 a of the Chip A23 and theLEAD 190 a are connected to each other, they are connected via thewiring element 210 a of the I/F Chip 82. When thePAD 180 c of the Chip A23 and theLEAD 190 e are connected to each other, they are connected via thedriver element 210 b of the I/F Chip 82. When thePAD 180 e of the Chip A23 and theLEAD 190 c are connected to each other, they are connected via thereceiver element 210 c of the I/F Chip 82. When thePAD 180 g andPAD 180 h of the Chip A23 and theLEAD 190 g are connected to one another, they are connected via thebidirectional buffer element 210 d of the I/F Chip 82. - While the
driver element 210 b andreceiver element 210 c of the I/F Chip 82 are provided so as to intersect each other within the I/F Chip 82 in FIG. 6,other wiring element 210 a andbidirectional buffer element 210 d may be provided so as to intersect other elements respectively. Further, while thewiring element 210 a,driver element 210 b,receiver element 210 c andbidirectional buffer element 210 d are provided one by one as the I/F functions in FIG. 6, each of the I/F functions may comprise at least one type of element selected from a set comprising these four types of elements. - The operation of the semiconductor integrated circuit device will next be described.
- Since the
PAD 180 a of the Chip A23 is connected to itscorresponding LEAD 190 a via thewiring element 210 a of the I/F Chip 82, the transfer of a signal between thePAD 180 a and theLEAD 190 a (when theLEAD 190 a is of a signal LEAD) or the supply of power therebetween (when theLEAD 190 a is of a power LEAD) is performed. - Since the
PAD 180 c of the Chip A23 is connected to itscorresponding LEAD 190 e via thedriver element 210 b of the I/F Chip 82, a signal outputted from thePAD 180 c is outputted to the LEAD190 e through thedriver element 210 b. - Since the
PAD 180 e of the Chip A23 is connected to itscorresponding LEAD 190 c via thereceiver element 210 c of the I/F Chip82, a signal inputted to theLEAD 190 c is inputted to thePAD 180 e through thereceiver element 210 c. - Since the
PAD 180 g andPAD 180 h of the Chip A23 are connected to theircorresponding LEAD 190 g via thebidirectional buffer element 210 d of the I/F Chip 82, a signal outputted from thePAD 180 g is outputted to theLEAD 190 g through thebidirectional buffer element 210 d, whereas a signal inputted to theLEAD 190 g is inputted to thePAD 180 h through thebidirectional buffer element 210 d. - As described above, the semiconductor integrated
circuit device 4 according to the fourth embodiment includes two semiconductor integrated circuit chips (Chip A23 and Chip B33) respectively provided with a plurality of PADs (PADs 180 a-180 h, 182 b, 182 d, 182 f, 183 b, 183 d and 183 f), a plurality of LEADs (LEADs 190 a-190 g) disposed around the arrays of the semiconductor integrated circuit chips, and a plurality of bonding wires (bonding wires 200 a-200 h, and 201 a-201 g). The plurality of bonding wires (bonding wires 200 a-200 h and 201 a-201 g) are connected so as not to straddle or extend across one semiconductor integrated circuit chip (Chip B33) and allow wiring between the PADs (PADs 180 a-180 h) of the other semiconductor integrated circuit chip (Chip A23) and the LEADs (LEADs 190 a-190 g). - Further, the semiconductor integrated
circuit device 4 according to the fourth embodiment also has an I/F semiconductor integrated circuit chip (I/F Chip 82) provided with a plurality of PADs (PADs - Furthermore, the semiconductor integrated
circuit device 4 according to the fourth embodiment is configured in such a manner that each of-the I/F functions includes at least one element selected from the set of the wiring element (210 a), driver element (210 b), receiver element (210 c) and bidirectional buffer element (210 d). - According to the fourth embodiment as described above, an advantageous effect is obtained in that since the Chip A23 and the LEADs 190 a-190 g are connected to one another via the I/F Chip82 including the I/F functions, which is disposed under the Chip B33, the electrical wiring of long bonding wires that extend across the Chip B33, can be eliminated where the Chip A23 and the LEADs 190 a-190 g are connected, and the wires lying between the Chip A23 and the LEADs 190 a-190 g can also be crossed each other. An advantageous effect is also obtained in that the Chip A23 and the LEADs 190 a-190 g can be connected to one another via the
driver element 210 b,receiver element 210 c andbidirectional buffer element 210 d. Further, an advantageous effect is obtained in that since the I/F Chip82 including the I/F functions is placed under the Chip B33, the area of the whole semiconductor integrated circuit device of SIP can be reduced. - Fifth Embodiment
- FIG. 8 is a plan view showing a semiconductor integrated circuit device according to a fifth embodiment of the present invention. FIG. 9 is a cross-sectional view taken along line IX-IX of FIG. 8 and also shows elements of structure or components which appear in cross-sections taken along line IXa-IXa and line IXb-IXb of FIG. 8 to intelligibly indicate a structure of the semiconductor integrated circuit device. In FIG. 8,
reference numeral 5 indicates a semiconductor integrated circuit device.Reference numeral 14 indicates a bonding pad (bonding PAD),reference numeral 24 indicates a semiconductor integrated circuit chip A (Chip A) disposed on thebonding PAD 14, andreference numeral 34 indicates a semiconductor integrated circuit chip B (Chip B) disposed on thebonding PAD 14, respectively. Reference numerals 220 a-220 d indicate pads (PADs) of the Chip A, andreference numerals bonding PAD 14. Reference numerals 240 a-240 d and 241 b indicate bonding wires respectively. TheLEADs - Electrical connections will next be explained.
- The
PAD 220 a of the Chip A24 is connected to theLEAD 230 a by thebonding wire 240 a. Since the connection therebetween by thebonding wire 240 a straddles the Chip B34, this is not a structure intended for the semiconductor integrated circuit device of the invention. However, it has been shown for comparison with the characteristics of a structure of the fifth embodiment to be described later. ThePAD 220 b of the Chip A24 is connected to itscorresponding PAD 221 b of the Chip B34 by thebonding wire 240 b. ThePADs LEADs bonding wires - In the semiconductor integrated circuit device according to the fifth embodiment, the
PADs LEADs bonding wires LEADs bonding wires bonding wire 240 a for connecting thePAD 220 a to theLEAD 230 a. - The operation of the semiconductor integrated circuit device will next be described.
- Since the
PAD 220 b of the Chip A24 is connected to thePAD 221 b of the Chip B34 by thebonding wire 240 b, the transfer of a signal or the supply of power is performed between thePAD 220 b and thePAD 221 b. Since thePAD 220 c of the Chip A24 is connected to it correspondingLEAD 230 c by thebonding wire 240 c, the transfer of a signal is performed between thePAD 220 c and theLEAD 230 c (where theLEAD 230 c is of a signal LEAD) or the supply of power is performed therebetween (where theLEAD 230 c is of a power LEAD). Since thePAD 220 d of the Chip A24 is connected to its corresponding LEAD230 d by thebonding wire 240 d, the transfer of a signal is performed between thePAD 220 d and theLEAD 230 d (when theLEAD 230 d is of a signal LEAD) or the supply of power is performed therebetween (when theLEAD 230 d is of a power LEAD). Since thePAD 222 b of the Chip B34 is connected to itscorresponding LEAD 230 b by thebonding wire 241 b, the transfer of a signal is performed between thePAD 222 b and theLEAD 230 b (when the LEAD230 b is of a signal LEAD) or the supply of power is performed therebetween (when the LEAD230 b is of a power LEAD). - As described above, the semiconductor integrated
circuit device 5 according to the fifth embodiment includes two semiconductor integrated circuit chips (Chip A24 and Chip B34) respectively provided with a plurality of PADs (PADs 220 a-220 d, 221 b and 222 b), a plurality of LEADs (LEADs 230 a-230 d) disposed around the arrays of the semiconductor integrated circuit chips, and a plurality of bonding wires (bonding wires 240 b-240 d, and 241 b). The plurality of bonding wires (bonding wires 240 b-240 d and 241 b) are connected so as not to straddle or extend across one semiconductor integrated circuit chip (Chip B34) and allow wiring between the PADs (PADs220 b-220 d) of the other semiconductor integrated circuit chip (Chip A24) and the LEADs (LEADs 230 b-230 d). - Further, the semiconductor integrated
circuit device 5 according to the fifth embodiment includes LEADs which extend under the one semiconductor integrated circuit chip (Chip B34) and reach their corresponding positions adjacent to the other semiconductor integrated circuit chip (Chip A24). - According to the fifth embodiment as described above, an advantageous effect is obtained in that since there are provided the LEADs which extend under the Chip B34 and reach the positions adjacent to the Chip A24, wiring between the Chip A24 and the LEADs can be performed in the shortest form.
- Sixth Embodiment
- FIG. 10 is a plan view showing a semiconductor integrated circuit device according to the sixth embodiment of the present invention. In FIG. 10,
reference numeral 6 indicates a semiconductor integrated circuit device, andreference numeral 250 indicates a semiconductor integrated circuit chip (Chip). Reference numerals 260 a-260 d indicate pads (PADs) of theChip 250, and reference numerals 270 a-270 d indicate LEADs (LEAD) disposed around the Chip250.Reference numerals Reference numeral 290 indicates an ammeter with a dc power supply (not shown) provided thereinside.Reference numerals Chip 250. - Electrical connections will next be described.
- The
PAD 260 a andPAD 260 b of theChip 250 are respectively connected to theLEAD 270 b by thebonding wires PAD 260 a is connected to thePAD 260 d by the chip-inwire 300 b. ThePAD 260 b is connected to thePAD 260 c by the chip-inwire 300 c. ThePAD 260 a andPAD 260 b are connected to each other by the chip-inwire 300 a. Theammeter 290 is connected between thePAD 260 c and thePAD 260 d. - While the
PAD 260 a andPAD 260 b are connected to each other by the chip-inwire 300 a in the semiconductor integrated circuit device shown in FIG. 10, they may not be connected to each other by the chip-inwire 300 a. While theammeter 290 is connected between thePAD 260 d connected to thePAD 260 a by the chip-inwire 300 b and thePAD 260 c connected to thePAD 260 b by the chip-inwire 300 c, it may be directly connected between thePAD 260 a and thePAD 260 b. - The operation of the semiconductor integrated circuit device will next be described.
- Since the
PAD 260 a andPAD 260 b of theChip 250 are respectively connected to theLEAD 270 b by thebonding wire 280 a and thebonding wire 280 b, the transfer of signals is performed between thePAD 260 a and theLEAD 270 b and between thePAD 260 b and theLEAD 270 b (when theLEAD 270 b is of a signal LEAD) or the supply of power is performed therebetween (when theLEAD 270 b is of a power LEAD). - A connection test executed by the
ammeter 290 in the sixth embodiment is based on the following principle. - Firstly, when both the
PAD 260 a andPAD 260 b are connected to theLEAD 270 b, paths along which currents measured by theammeter 290 flow, may include two paths: a first path which extends from thePAD 260 d to thePAD 260 c via the chip-inwire 300 b, the chip-inwire 300 a (and unillustrated other chip-in wires between thePAD 260 a and thePAD 260 b) and the chip-inwire 300 c, and a second path which extends from thePAD 260 d to thePAD 260 c via the chip-inwire 300 b, thePAD 260 a, thebonding wire 280 a, theLEAD 270 b, thebonding wire 280 b, thePAD 260 b and the chip-inwire 300 c. - Next, when either or both of the
PAD 260 a andPAD 260 b are disconnected from theLEAD 270 b, only the first path referred to above is taken as the path along which the current measured by theammeter 290 flows. Thus, as compared with the case where the currents flow in both the first path and the second path (i.e., where both thePAD 260 a andPAD 260 b are connected to theLEAD 270 b), the resistance value of the path along which the current flows, increases and hence the value of the current is reduced. - Thus, a current value at the time that both the
PAD 260 a andPAD 260 b are connected to theLEAD 270 b, is regarded as a normal value. Further, when the current value is relatively lower than the normal value, the electrical connection between thePAD 260 a andPAD 260 b and theLEAD 270 b is judged to have been cut off. The connection test is performed in this way. - The semiconductor integrated
circuit device 6 according to the sixth embodiment as described above includes a semiconductor integrated circuit chip (Chip 250) provided with a plurality of PADs (PADs 260 a-260 d), a plurality of LEADs (LEADs 270 a-270 d) disposed around the semiconductor integrated circuit chip (Chip 250), and two bonding wires (280 a and 280 b) for respectively connecting one LEAD (LEAD 270 b) of the plurality of LEADs (LEADs 270 a-270 d) to two PADs (PADs - Further, in the semiconductor integrated
circuit device 6 according to the sixth embodiment, the semiconductor integrated circuit chip (Chip 250) includes PADs (PADs PADs - According to the sixth embodiment as described above, an advantageous effect is obtained in that since one LEAD (LEAD270 b) is wired to the two PADs (
PADs - Seventh Embodiment
- FIG. 11 is a plan view showing a semiconductor integrated circuit device according to a seventh embodiment of the present invention. In FIG. 11,
reference numeral 7 indicates a semiconductor integrated circuit device, andreference numeral 251 indicates a semiconductor integrated circuit chip (Chip), respectively. Reference numerals 261 a-261 e indicate pads (PADs) of theChip 251, and reference numerals 271 a-271 d indicate leads (LEADs) disposed around theChip 251, respectively.Reference numerals Reference numeral 291 indicates an ammeter with a dc power supply (unillustrated) provided thereinside. Reference numerals 301 a-301 d indicate chip-in wires of the Chip251. - Electrical connections will next be explained.
- The
PAD 261 c of theChip 251 is connected to itscorresponding LEAD 271 b by thebonding wire 281 b. ThePAD 261 a and thePAD 261 b are respectively connected to the chip-inwire 301 a and the chip-inwire 301 b, and thePAD 261 b is connected to itscorresponding PAD 261 c by the chip-inwire 301 b. ThePAD 261 a andPAD 261 b are connected to each other by thebonding wire 281 a. ThePAD 261 d andPAD 261 e are respectively connected to thePAD 261 b andPAD 261 a by the chip-inwire 301 d and chip-inwire 301 c. Theammeter 291 is connected between thePAD 261 d andPAD 261 e. - While the
ammeter 291 is connected between thePAD 261 d connected to thePAD 261 b by the chip-inwire 301 d and thePAD 261 e connected to thePAD 261 a by the chip-inwire 301 c in the semiconductor integrated circuit device shown in FIG. 11, it may be directly connected between thePAD 261 b and thePAD 261 a. - The operation of the semiconductor integrated circuit device will next be described.
- The
PAD 261 c of the Chip251 is connected to itscorresponding LEAD 271 b by thebonding wire 281 b, thePAD 261 b is connected to itscorresponding PAD 261 c by the chip-inwire 301 b, and thePAD 261 a is connected to itscorresponding PAD 261 b by thebonding wire 281 a. Thus, the transfer of a signal is performed between thePAD 261 a andPAD 261 b, and theLEAD 271 b (when theLEAD 271 b is of a signal LEAD) or the supply of power is performed therebetween (when theLEAD 271 b is of a power LEAD). In FIG. 11, the chip-inwire 301 a and chip-inwire 301 b are shown as chip-in wires for a power supply, and theLEAD 271 b is shown as a power LEAD, respectively. - A connection test executed by the
ammeter 291 in the seventh embodiment is based on the following principle. - Firstly, when the
PAD 261 a andPAD 261 b are connected to each other by thebonding wire 281 a, paths along which currents measured by theammeter 291 flow, may include two paths: a first path which extends from thePAD 261 e to thePAD 261 d via the chip-inwire 301 c, thePAD 261 a, thebonding wire 281 a, thePAD 261 b, and the chip-inwire 301 d, and a second path which extends from thePAD 261 e to thePAD 261 d via the chip-inwire 301 c, thePAD 261 a, unillustrated other chip-in wires between thePAD 261 a and thePAD 261 b, the PAD261 b, and the chip-inwire 301 d. - Next, when the
PAD 261 a andPAD 261 b are not connected to each other by thebonding wire 281 a, only the second path referred to above is taken as the path along which the current measured by theammeter 291 flows. Thus, as compared with the case where the currents flow in both the first path and the second path (i.e., where both thePAD 261 a andPAD 261 b are connected to each other by thebonding wire 281 a), the resistance value of the path along which the current flows, increases and hence the value of the current is reduced. - Thus, a current value at the time that both the
PAD 261 a andPAD 261 b are connected to each other by thebonding wire 281 a, is regarded as a normal value. Further, when the current value is relatively lower than the normal value, the electrical connection between thePAD 261 a and thePAD 261 b is judged to have been cut off. The connection test is performed in this way. - The semiconductor integrated
circuit device 7 according to the seventh embodiment as described above includes a semiconductor integrated circuit chip (Chip 251) provided with a plurality of PADs (PADs 261 a-261 e), a plurality of LEADs (LEADs 271 a-271 d) disposed around the semiconductor integrated circuit chip (Chip 251), and a bonding wire (281 a) for connecting between power supplies (chip-inwires - Further, in the semiconductor integrated
circuit device 7 according to the seventh embodiment, the semiconductor integrated circuit chip (Chip 251) includes PADs (PADs wires - According to the seventh embodiment as described above, an advantageous effect is obtained in that since the bonding wire (
bonding wire 281 a) connects between the power supplies (chip-inwires PADs wires bonding wire 281 a) for connecting between the power supplies are included in the semiconductor integrated circuit chip, a connection test on whether the bonding wire is connecting between the power supplies, can be carried out. - Eighth Embodiment
- FIG. 12 is a plan view showing a semiconductor integrated circuit device according to an eighth embodiment of the present invention. In FIG. 12,
reference numeral 8 indicates a semiconductor integrated circuit device, andreference numeral 15 indicates a bonding pad (bonding PAD), respectively.Reference numeral 252 indicates a semiconductor integrated circuit chip (Chip) disposed on thebonding PAD 15. Reference numerals 310 a-310 d, 310 j-310 l, 310 r, and 310 u-310 w indicate pads (PADs) of theChip 252.Reference numerals Chip 252 disposed on thebonding PAD 15.Reference numerals reference numeral 330 a 1 indicates an outwardly-extending portion of theVDD 330 a,reference numerals 330 a 2 and 330 a 3 respectively indicate portions of theVDD 330 a, which extend along the periphery of the array of theChip 252,reference numeral 330b 1 indicates an outwardly-extending portion of theVDD 330 b, andreference numerals 330 b 2 and 330 b 3 respectively indicate portions of theVDD 330 b, which extend along the periphery of the array of theChip 252.Reference numerals reference numeral 340 a 1 indicates an outwardly-extending portion of theGND 340 a,reference numerals 340 a 2 and 340 a 3 respectively indicate portions of theGND 340 a, which extend along the periphery of the array of theChip 252,reference numeral 340b 1 indicates an outwardly-extending portion of theGND 340 b, andreference numerals 340 b 2 and 340 b 3 respectively indicate portions of theGND 340 b, which extend along the periphery of the array of theChip 252. Reference numerals 350 a-350 d, 350 j-350 l, 350 r, 350 u-350 w, 351 a and 351 b indicate bonding wires respectively.Reference numerals bonding PAD 15. - Electrical connections will next be described.
- The
PADs Chip 252 are respectively connected to theVDD 330 b by means of thebonding wires PADs 310 b, 310 d and 310 v are respectively connected to theGND 340 b by means of thebonding wires PAD 310 j is connected to theGND 340 a by thebonding wire 350 j. ThePADs LEADs bonding wires VDD 330 a andVDD 330 b are connected to each other by thebonding wire 351 a. TheGND 340 a and GND340 b are connected to each other by the bonding wire 351 b. - While both the
VDD 330 a andVDD 330 b respectively have the portions extending along the periphery of theChip 252 and the portions extending along the bondingPAD fixing LEAD 360 b in the semiconductor integrated circuit device shown in FIG. 12, either one of theVDD 330 a andVDD 330 b may have only the portions extending along the periphery of the Chip252. Similarly, while both theGND 340 a andGND 340 b respectively have the portions extending along the periphery of theChip 252 and the portions extending along the bondingPAD fixing LEAD 360 a, either one of theGND 340 a andGND 340 b may have only the portions extending along the periphery of theChip 252. - The operation of the semiconductor integrated circuit device will next be described.
- Since the
PADs PADs VDD 330 b, a source voltage is supplied to these PADs. Since thePADs 310 b, 310 d and 310 v are connected to theGND 340 b, and thePAD 310 j is connected to theGND 340 a, these PADs are respectively supplied with a ground potential. - As described above, the semiconductor integrated
circuit device 8 according to the eighth embodiment has a semiconductor integrated circuit chip (Chip252) provided with a plurality of PADs (PADs 310 a-310 d, 310 j-310 l, 310 r and 310 u-310 w), one or a plurality of LEADs (LEADs VDDs VDD 330 b,GND 340 b) of the plurality of LEADs are connected to two or more PADs (PADs bonding wires - Further, in the semiconductor integrated
circuit device 8 according to the eighth embodiment, the LEAD (VDD 330 b,GND 340 b) connected to the two or more PADs includes portions (330b 2, 330b - According to the eighth embodiment as described above, an advantageous effect is obtained in that since at least one LEAD (
VDD 330 b,GND 340 b) of the plurality of LEADs is connected to the two or more PADs (PADs bonding wires - Further, an advantageous effect is obtained in that since the LEAD (
VDD 330 b,GND 340 b) connected to the two or more PADs includes the portions (330b 2, 330b - Ninth Embodiment
- FIG. 13 is a plan view showing a semiconductor integrated circuit device according to a ninth embodiment of the present invention. In FIG. 13,
reference numeral 9 indicates a semiconductor integrated circuit device, andreference numeral 16 indicates a bonding pad (bonding PAD), respectively.Reference numeral 253 indicates a semiconductor integrated circuit chip A (Chip A) disposed on the bonding PAD16, andreference numeral 254 indicates a semiconductor integrated circuit chip B (Chip B) disposed on the bonding PAD16, respectively. Reference numerals 311 a-311 h, 311 j, 311 m, 311 n, and 311 p indicate pads (PADs) of the Chip A253. Reference numerals indicate 312 h, and 312 i indicate pads (PADs) of the Chip B254. Reference numerals 321 a-321 i indicate leads (LEADs) disposed around arrays of the Chip A253 and Chip B254 disposed on the bonding PAD16.Reference numerals Reference numerals bonding PAD 16. - Electrical connections will next be described.
- The
PADs LEADs bonding wires PADs LEADs bonding wires PADs power LEAD 331 c by thebonding wires PADs bonding wires - While the
power LEAD 331 c has only a portion extending along the periphery of the Chip A253 in the semiconductor integrated circuit device shown in FIG. 13, it may further include two portions which extend along other LEADs toward the outside of the semiconductor integrated circuit device from both ends of thepower LEAD 331 c. A further LEAD including a portion extending along the periphery of the Chip A253 is further provided, and thepower LEAD 331 c may be used as a LEAD (VDD) for a source voltage. The further LEAD may be used as a LEAD (GND) for ground. - The operation of the semiconductor integrated circuit device will next be described.
- Since the
PADs PADs PADs power LEAD 331 c, and thepower LEAD 331 c is connected to the power LEADs 331 a and 331 b each connected to an external power supply, these PADs are respectively supplied with a source voltage. Since thePADs - As described above, the semiconductor integrated
circuit device 9 according to the ninth embodiment has semiconductor integrated circuit chips (Chip A253 and Chip B254) provided with a plurality of PADs (PADs 311 a-311 h, 311 j, 311 m, 311 n, 311 p, 312 h and 312 i), one or a plurality of LEADs (LEADs 321 a-321 i and 331 a-331 c) disposed around the arrays of the semiconductor integrated circuit chips (Chip A253 and Chip B254), and a plurality of bonding wires (352 a-352 h, 352 j, 352 m, 352 n, 352 p, 353 h, 353 i, 354 a and 354 b). At least one LEAD (LEAD331 c) of the plurality of LEADs is connected to two or more PADs (PADs311 c, 311 f and 311 n) of the plurality of PADs by their corresponding bonding wires (352 c, 352 f and 352 n) of the plurality of bonding wires. - Further, in the semiconductor integrated
circuit device 9 according to the ninth embodiment, the LEAD (LEAD 331 c) connected to the two or more PADs includes the portion extending along the periphery of the array of the semiconductor integrated circuit chip and is connected to the LEADs (LEADs - According to the ninth embodiment as described above, an advantageous effect is obtained in that since at least one LEAD (LEAD331 c) of the plurality of LEADs is connected to the two or more PADs (
PADs - Further, an advantageous effect is obtained in that since the LEAD (LEAD331 c) connected to the two or more PADs includes the portion extending along the periphery of the array of the semiconductor integrated circuit chip and is connected to the LEADs (
LEADs - Tenth Embodiment
- FIG. 14 is a plan view showing a semiconductor integrated circuit device according to a tenth embodiment of the present invention. FIG. 15 is a diagrammatic illustration of the semiconductor integrated circuit device according to the tenth embodiment. In FIG. 14,
reference numeral 501 indicates a semiconductor integrated circuit device, andreference numeral 255 indicates a semiconductor integrated circuit chip (Chip), respectively. Reference numeral 332 indicates a power lead (LEAD) disposed around an array of theChip 255.Reference numeral 332 a indicates an outwardly-extending portion of the power LEAD 332, andreference numerals Chip 255.Reference numerals Chip 255 respectively. Reference numerals 355 u-355 x indicate bonding wires respectively.Reference numerals Chip 255 respectively.Reference numeral 292 indicates an ammeter with a dc power supply (not shown) provided thereinside.Reference numeral 400 indicates a selector, andreference numeral 410 indicates a register. In FIG. 15,reference numeral 420 a indicates a resistor indicative of a resistance value between thePAD 370 u and thePAD 370 v,reference numeral 420 b indicates a resistor indicative of a resistance value between thePAD 370 v and thePAD 370 w, andreference numeral 420 c indicates a resistor indicative of a resistance value between thePAD 370 w and the PAD370 u, respectively. - Electrical connections will next be explained.
- The
PADs bonding wires PADs selector 400 by the chip-inwires PADs ammeter 292. ThePADs selector 400 by the chip-inwires PAD 370 p is connected to theregister 410 by the chip-inwire 302 p. - In the semiconductor integrated circuit device shown in FIG. 14, another LEAD is provided in addition to the power LEAD332. The power LEAD 332 may be used as a LEAD (VDD) for a source voltage, and another LEAD may be used as a LEAD (GND) for ground.
- The operation of the semiconductor integrated circuit device will next be described.
- Since the PADs370 u-370 x of the
Chip 255 are connected to the power LEAD 322, these PADs are respectively supplied with the source voltage. Since thePAD 370 p is connected to theregister 410, select data inputted from thePAD 370 p is inputted to theregister 410 where it is stored. Since thePADs ammeter 292 are respectively connected to theselector 400 by the chip-inwire 302 j and the chip-inwire 302 k, a current that flows between the two PADs of the PADs 370 u-370 x, which are selected by theselector 400 based on the select data stored in theregister 410, is measured by theammeter 292. - A connection test according to the tenth embodiment is carried out in the following manner.
- A description will be made of a case in which a connection test among three PADs of the
PADs selector 400 selects, for example, thePAD 370 u andPAD 370 v, based on the select data stored in theregister 410, and thereby connects the chip-inwire 302 u connected with thePAD 370 u to the chip-inwire 302 k and connects the chip-inwire 302 v connected with thePAD 370 v to the chip-inwire 302 j. Consequently, theammeter 292 is connected to thePAD 370 u andPAD 370 v to thereby measure a current value corresponding to a resistance value (corresponding to the value represented by theresistor 420 a) between thePAD 370 u and PAD 370 v. Thus, a current value at the time that thePAD 370 u andPAD 370 v are respectively connected to the power LEAD 332 by thebonding wire 355 u and thebonding wire 355 v, is regarded as a normal value. Further, when the current value is relatively lower than the normal value, the electrical connection between thePAD 370 u andPAD 370 v is judged to have been cut off. The connection test is performed in this way. A connection test is performed similarly even when a combination of other PADs is selected by theselector 400. - The semiconductor integrated
circuit device 501 according to the tenth embodiment as described above includes a semiconductor integrated circuit chip (Chip 255) provided with a plurality of PADs (PADs PADs - In the semiconductor integrated
circuit device 501 according to the tenth embodiment as well, the LEAD (power LEAD 332) connected to two or more PADs includes portions (332 b and 332 c) which extend along the array of the semiconductor integrated circuit chip (Chip 255). - Further, in the semiconductor integrated
circuit device 501 according to the tenth embodiment, the semiconductor integrated circuit chip (Chip 255) includes PADs (PADs - Furthermore, in the semiconductor integrated
circuit device 501 according to the tenth embodiment, the semiconductor integrated circuit chip (Chip 255) further includes a selector (400) for selecting two PADs to be measured. - According to the tenth embodiment as described above, an advantageous effect is obtained in that since at least one LEAD (power LEAD332) of the plurality of LEADs is connected to the two or more PADs (
PADs - An advantageous effect is also obtained in that since the LEAD (power LEAD332) connected to the two or more PADs includes the portions (332 b and 332 c) extending along the periphery of the array of the semiconductor integrated circuit chip (Chip 255), the power supply and ground can easily be connected to the plurality of PADs even from any orientations of the periphery of the semiconductor integrated circuit chip.
- Further, an advantageous effect is obtained in that since the semiconductor integrated circuit chip (Chip255) includes the PADs (
PADs - Furthermore, an advantageous effect can be obtained in that since the semiconductor integrated circuit chip (Chip255) further includes the selector (400) for selecting the two PADs to be measured, the PADs for carrying out the connection test are selected to allow a current measurement.
- Eleventh Embodiment
- FIG. 16 is a plan view showing a semiconductor integrated circuit device according to the eleventh embodiment of the present invention. In FIG. 16,
reference numeral 502 indicates a semiconductor integrated circuit device, andreference numeral 256 indicates a semiconductor integrated circuit chip (Chip), respectively. Reference numerals 430 a-430 c indicate pads (PADs) of the Chip256, andreference numerals Reference numeral 401 indicates a selector, andreference numeral 450 indicates a voltmeter, respectively. Reference numeral 460 indicates ground (GND). - Electrical connections will next be explained.
- The diodes440 a-440 d are connected in series. The anode of the
diode 440 a, the anode of thediode 440 b, the anode of thediode 440 c, the anode of thediode 440 d, and the cathode of thediode 440 d are respectively connected to theselector 401 by the chip-inwires diode 440 a is connected even to thePAD 430 c, and the cathode of thediode 440 d is connected to the ground (GND) 460. An external power (not shown) for causing a current to flow through the diodes 440 a-440 d connected in series is connected to thePAD 430 c. As shown in FIG. 16, the series-connected diodes 440 a-440 d are linearly disposed along one direction on the plane of the Chip256. Theselector 401 is connected to thePAD 430 a andPAD 430 b by the chip-inwire 480 a and the chip-inwire 480 b, and thevoltmeter 450 is connected between thePAD 430 a and thePAD 430 b. A register (not shown) is connected to theselector 401 and PADs (not shown) are connected to the register. - The operation of the semiconductor integrated circuit device will next be described.
- In order to select any one of the diodes440 a-440 d, based on select data stored in the register (not shown), the
selector 401 connects a pair of the chip-in wires of the chip-in wires 481 a-481 e to the chip-inwire 480 a and the chip-inwire 480 b connected to thePAD 430 a andPAD 430 b. Thevoltmeter 450 measures a voltage between the anode and cathode of the diode connected with the pair of chip-in wires connected to thePAD 430 a andPAD 430 b via theselector 401. The temperature of theChip 256 placed in the position where the diode selected by theselector 401 is disposed, can be recognized based on the voltage measured by thevoltmeter 450. Theselector 401 selects the continuously-connected two or more diodes of the diodes 440 a-440 d, based on the select data stored in the register (not shown). A whole voltage of the continuously-connected two or more diodes may be measured by thevoltmeter 450. - As described above, the semiconductor integrated
circuit device 502 according to the eleventh embodiment has a semiconductor integrated circuit chip (Chip 256) provided with a plurality of PADs (PADs 430 a-430 c), and a plurality of temperature sensors (440 a-440 d) for measuring a temperature distribution within the semiconductor integrated circuit chip (Chip 256). - Further, in the semiconductor integrated
circuit device 502 according to the eleventh embodiment, the plurality of temperature sensors (440 a-440 d) are disposed within a semiconductor integrated circuit chip as an array comprising a plurality of temperature sensors connected in series. - Furthermore, in the semiconductor integrated
circuit device 502 according to the eleventh embodiment, the semiconductor integrated circuit chip (Chip 256) further includes a selector (401) for selecting the temperature sensors (440 a-440 d). - According to the eleventh embodiment as described above, an advantageous effect is obtained in that since the plurality of temperature sensors (440 a-440 d) for measuring a temperature distribution within the semiconductor integrated circuit chip (Chip 256) are provided, the temperature distribution within the semiconductor integrated circuit chip (Chip 256) is recognized and thereby estimated, thereby making it possible to reduce the size of the semiconductor integrated circuit chip.
- An advantageous effect is obtained in that since the plurality of temperature sensors (440 a-440 d) are disposed within the semiconductor integrated circuit chip as the array comprising the plurality of temperature sensors connected in series, a temperature distribution at a position along the array comprised of the temperature sensors can be recognized.
- An advantageous effect is obtained in that since the semiconductor integrated circuit chip (Chip256) further includes the selector (401) for selecting the temperature sensors (440 a-440 d), temperatures at positions where the respective temperature sensors are disposed, can be measured.
- Twelfth Embodiment
- FIG. 17 is a plan view showing a semiconductor integrated circuit device according to a twelfth embodiment of the present invention. In FIG. 17,
reference numeral 503 indicates a semiconductor integrated circuit device, andreference numeral 257 indicates a semiconductor integrated circuit chip (Chip), respectively. Reference numerals 431 a-431 c indicate pads (PADs) of the Chip257.Reference numerals Reference numeral 402 indicates a selector, andreference numeral 451 indicates a voltmeter, respectively. Reference numerals 461 a-461 c indicate grounds (GNDs).Reference numeral 470 indicates a switch. - Electrical connections will next be described.
- The diodes441 a-441 d are connected in series. The anode of the
diode 441 a, the anode of thediode 441 b, the anode of thediode 441 c, the anode of thediode 441 d and the cathode of thediode 441 d are respectively connected to theselector 402 by the chip-inwires selector 402 in a manner similar to the diodes 441 a-441 d. The anode of thediode 441 a is connected even to theswitch 470 by the chip-inwire 484 a, and the cathode of thediode 441 d is connected even to the ground (GND) 461 a by the chip-inwire 485 a. The anode of thediode 442 a is connected even to theswitch 470 by the chip-inwire 484 b, and the cathode of thediode 442 d is connected even to the ground (GND) 461 b by the chip-inwire 485 b. The anode of thediode 443 a is connected even to theswitch 470 by the chip-inwire 484 c, and the cathode of thediode 443 d is connected even to the ground (GND) 461 c by the chip-inwire 485 c. As shown in FIG. 17, the series-connected diodes 441 a-441 d, the series-connected diodes 442 a-442 d and the series-connected diodes 443 a-443 d respectively constitute arrays comprising a plurality of temperature sensors linearly disposed along one direction on the plane of the Chip257. The arrays comprising these plural temperature sensors are parallel-connected to one another and disposed along a direction orthogonal to the one direction on the plane of theChip 257. Theselector 402 is connected to the PAD431 a and PAD431 b by the chip-inwire 482 a and the chip-inwire 482 b, and thevoltmeter 451 is connected between the PAD431 a and the PAD431 b. A register (not shown) is connected to theselector 402, and PADs (not shown) are connected to the register. Theswitch 470 is connected to the PAD431 c by the chip-in wire 486. An external power supply (not shown) for allowing currents to flow through thediodes 441 a through 441 d, 442 a through 442 d and 443 a through 443 d connected in series is connected to the PAD431 c. - The operation of the semiconductor integrated circuit device will next be described.
- In order to select any one of the arrays441 a-441 d, 442 a-442 d and 443 a-443 d comprising the series-connected diodes, based on select data stored in the register (not shown), the
switch 470 connects any one of the chip-inwires 484 a through 484 c to thePAD 431 c. In order to select the diode of any one of the arrays of the series-connected diodes, which has been selected by theswitch 470, based on the select data stored in the register (not shown), theselector 402 connects a pair of chip-in wires of the chip-inwires 483 a through 483 e to the chip-inwire 482 a and chip-inwire 482 b connected to thePAD 431 a andPAD 431 b. Thevoltmeter 451 measures a voltage between the anode and cathode of the diode connected with the pair of chip-in wires connected to thePAD 431 a and PAD431 b via theselector 402. The temperature of the Chip257 placed in the position where the diode selected by theselector 402 is disposed, can be recognized based on the voltage measured by thevoltmeter 451. Theselector 402 selects the continuously-connected two or more diodes of the array of the series-connected diodes selected by theswitch 470, based on the select data stored in the register (not shown). Then, a whole voltage across the continuously-connected two or more diodes may also be measured by thevoltmeter 451. - As described above, the semiconductor integrated
circuit device 503 according to the twelfth embodiment has a semiconductor integrated circuit chip (Chip 257) provided with a plurality of PADs (PADs 431 a-431 c), and a plurality of temperature sensors (441 a-441 d, 442 a-442 d and 443 a-443 d) for measuring a temperature distribution within the semiconductor integrated circuit chip (Chip 257). - Further, in the semiconductor integrated
circuit device 503 according to the twelfth embodiment, the plurality of temperature sensors (441 a-441 d, 442 a-442 d and 443 a-443 d) are disposed within a semiconductor integrated circuit chip as plural arrays (441 a-441 d, 442 a-442 d and 443 a-443 d) in which arrays comprising a plurality of temperature sensors connected in series are parallel-connected to one another. - Furthermore, in the semiconductor integrated
circuit device 503 according to the twelfth embodiment, the semiconductor integrated circuit chip (Chip 257) further includes a switch (470) for selecting arrays comprising temperature sensors and a selector (402) for selecting the temperature sensors of the respective arrays. - According to the twelfth embodiment as described above, an advantageous effect is obtained in that since the plurality of temperature sensors (441 a-441 d, 442 a-442 d and 443 a-443 d) for measuring a temperature distribution lying within the semiconductor integrated circuit chip (Chip 257) are provided, the temperature distribution within the semiconductor integrated circuit chip (Chip 257) is recognized and thereby estimated, thereby making it possible to reduce the size of the semiconductor integrated circuit chip.
- An advantageous effect is obtained in that since the plurality of temperature sensors (441 a-441 d, 442 a-442 d and 443 a-443 d) are disposed within the semiconductor integrated circuit chip as the plural arrays (441 a-441 d, 442 a-442 d and 443 a-443 d) in which the arrays comprising the plurality of temperature sensors connected in series are parallel-connected to one another, temperature distributions at positions along the individuals of the arrays comprising the temperature sensors can be recognized.
- An advantageous effect is obtained in that since the semiconductor integrated circuit chip (Chip257) further includes a switch (470) for selecting the arrays comprised of the temperature sensors, and the selector (402) for selecting the temperature sensors of the respective arrays, temperatures at positions where the respective temperature sensors are disposed, can be measured.
Claims (16)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/078,585 US7148567B2 (en) | 2001-12-03 | 2005-03-14 | Semiconductor integrated circuit device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001-369085 | 2001-12-03 | ||
JP2001369085A JP3886793B2 (en) | 2001-12-03 | 2001-12-03 | Semiconductor integrated circuit device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/078,585 Continuation US7148567B2 (en) | 2001-12-03 | 2005-03-14 | Semiconductor integrated circuit device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030102556A1 true US20030102556A1 (en) | 2003-06-05 |
Family
ID=19178552
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/160,189 Abandoned US20030102556A1 (en) | 2001-12-03 | 2002-06-04 | Semiconductor integrated circuit device |
US11/078,585 Expired - Fee Related US7148567B2 (en) | 2001-12-03 | 2005-03-14 | Semiconductor integrated circuit device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/078,585 Expired - Fee Related US7148567B2 (en) | 2001-12-03 | 2005-03-14 | Semiconductor integrated circuit device |
Country Status (4)
Country | Link |
---|---|
US (2) | US20030102556A1 (en) |
JP (1) | JP3886793B2 (en) |
KR (1) | KR100491234B1 (en) |
DE (1) | DE10235251A1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050199999A1 (en) * | 2004-03-09 | 2005-09-15 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US20050230793A1 (en) * | 2004-04-16 | 2005-10-20 | Fujio Ito | Semiconductor device |
EP1598867A2 (en) * | 2004-05-03 | 2005-11-23 | Broadcom Corporation | Test circuit under pad |
US20060157866A1 (en) * | 2005-01-20 | 2006-07-20 | Le Thoai T | Signal redistribution using bridge layer for multichip module |
WO2009081225A1 (en) * | 2007-12-24 | 2009-07-02 | Nokia Corporation | Thermal sensors for stacked dies |
US8687378B2 (en) * | 2011-10-17 | 2014-04-01 | Murata Manufacturing Co., Ltd. | High-frequency module |
US20150221592A1 (en) * | 2014-02-03 | 2015-08-06 | Chetan Verma | Semiconductor device with package-level decoupling capacitors formed with bond wires |
CN109950227A (en) * | 2017-12-20 | 2019-06-28 | 三星电子株式会社 | Semiconductor package part |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005300485A (en) * | 2004-04-16 | 2005-10-27 | Renesas Technology Corp | Semiconductor device |
JP2006049586A (en) * | 2004-08-05 | 2006-02-16 | Matsushita Electric Ind Co Ltd | Semiconductor device |
US7443011B2 (en) * | 2006-02-10 | 2008-10-28 | Marvell International Technology Ltd. | System and method for routing supply voltages or other signals between side-by-side die and a lead frame for system in a package (SIP) devices |
JP2010010653A (en) * | 2008-05-26 | 2010-01-14 | Panasonic Corp | Circuit board, lead frame, semiconductor device, and method for manufacturing the same |
US20110108974A1 (en) * | 2009-11-06 | 2011-05-12 | Mediatek Inc. | Power and signal distribution of integrated circuits |
JP2013093483A (en) * | 2011-10-27 | 2013-05-16 | Semiconductor Components Industries Llc | Semiconductor device and manufacturing method of the same |
JP5752657B2 (en) * | 2012-09-10 | 2015-07-22 | 株式会社東芝 | Semiconductor device |
CN104637911B (en) | 2013-11-08 | 2019-07-05 | 恩智浦美国有限公司 | The semiconductor device based on lead frame with routing substrate |
JP6395304B2 (en) | 2013-11-13 | 2018-09-26 | ローム株式会社 | Semiconductor device and semiconductor module |
US10135545B2 (en) * | 2016-06-20 | 2018-11-20 | Oclaro Japan, Inc. | Optical receiver module and optical module |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5096852A (en) * | 1988-06-02 | 1992-03-17 | Burr-Brown Corporation | Method of making plastic encapsulated multichip hybrid integrated circuits |
US5552966A (en) * | 1990-12-20 | 1996-09-03 | Kabushiki Kaisha Toshiba | Semiconductor device having an interconnecting circuit board and method for manufacturing same |
US5789816A (en) * | 1996-10-04 | 1998-08-04 | United Microelectronics Corporation | Multiple-chip integrated circuit package including a dummy chip |
US5936303A (en) * | 1996-06-28 | 1999-08-10 | Kabushiki Kaisha Gotoh Seisakusho | Plastic molded semiconductor package |
US6159765A (en) * | 1998-03-06 | 2000-12-12 | Microchip Technology, Incorporated | Integrated circuit package having interchip bonding and method therefor |
US6291881B1 (en) * | 1999-03-04 | 2001-09-18 | United Microelectronics Corp. | Dual silicon chip package |
US6320201B1 (en) * | 1995-11-17 | 2001-11-20 | Micron Technology, Inc. | Semiconductor reliability test chip |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6030152A (en) | 1983-07-28 | 1985-02-15 | Toshiba Corp | Integrated circuit |
JPS6173359A (en) | 1984-09-18 | 1986-04-15 | Fujitsu Ltd | Semiconductor device |
JPH04273451A (en) * | 1991-02-28 | 1992-09-29 | Nippon Steel Corp | Semiconductor device |
JP2936799B2 (en) | 1991-05-27 | 1999-08-23 | トヨタ自動車株式会社 | Resin-sealed multi-chip package |
JPH05343609A (en) | 1992-06-04 | 1993-12-24 | Nec Corp | Semiconductor integrated circuit device |
JPH06151685A (en) | 1992-11-04 | 1994-05-31 | Mitsubishi Electric Corp | Mcp semiconductor device |
JP2861686B2 (en) | 1992-12-02 | 1999-02-24 | 日本電気株式会社 | Multi-chip module |
JPH0783035B2 (en) * | 1993-02-01 | 1995-09-06 | 日本電気株式会社 | Semiconductor device |
US5625235A (en) * | 1995-06-15 | 1997-04-29 | National Semiconductor Corporation | Multichip integrated circuit module with crossed bonding wires |
JPH1032306A (en) | 1996-05-13 | 1998-02-03 | Matsushita Electric Ind Co Ltd | Semiconductor device |
JPH10335366A (en) * | 1997-05-30 | 1998-12-18 | Sanyo Electric Co Ltd | Semiconductor device |
JP3191743B2 (en) | 1997-09-30 | 2001-07-23 | 富士ゼロックス株式会社 | Semiconductor device whose function can be changed |
JP2000068316A (en) * | 1998-08-21 | 2000-03-03 | Sony Corp | Integrated circuit device |
JP2000223657A (en) | 1999-02-03 | 2000-08-11 | Rohm Co Ltd | Semiconductor device and semiconductor chip used for the same |
JP3062691B1 (en) | 1999-02-26 | 2000-07-12 | 株式会社三井ハイテック | Semiconductor device |
US6777785B1 (en) * | 1999-08-25 | 2004-08-17 | Winbond Electronics Corp. | Lead frame containing a master and a slave IC chips and a testing circuit embedded within the master IC chip |
KR20010064907A (en) * | 1999-12-20 | 2001-07-11 | 마이클 디. 오브라이언 | wire bonding method and semiconductor package using it |
US6441501B1 (en) * | 2000-09-30 | 2002-08-27 | Siliconware Precision Industries Co., Ltd. | Wire-bonded semiconductor device with improved wire arrangement scheme for minimizing abnormal wire sweep |
KR20030009627A (en) * | 2001-07-23 | 2003-02-05 | 삼성전자주식회사 | Horizontal dual die package |
-
2001
- 2001-12-03 JP JP2001369085A patent/JP3886793B2/en not_active Expired - Fee Related
-
2002
- 2002-06-04 US US10/160,189 patent/US20030102556A1/en not_active Abandoned
- 2002-08-01 DE DE10235251A patent/DE10235251A1/en not_active Ceased
- 2002-08-02 KR KR10-2002-0045724A patent/KR100491234B1/en not_active IP Right Cessation
-
2005
- 2005-03-14 US US11/078,585 patent/US7148567B2/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5096852A (en) * | 1988-06-02 | 1992-03-17 | Burr-Brown Corporation | Method of making plastic encapsulated multichip hybrid integrated circuits |
US5552966A (en) * | 1990-12-20 | 1996-09-03 | Kabushiki Kaisha Toshiba | Semiconductor device having an interconnecting circuit board and method for manufacturing same |
US6320201B1 (en) * | 1995-11-17 | 2001-11-20 | Micron Technology, Inc. | Semiconductor reliability test chip |
US5936303A (en) * | 1996-06-28 | 1999-08-10 | Kabushiki Kaisha Gotoh Seisakusho | Plastic molded semiconductor package |
US5789816A (en) * | 1996-10-04 | 1998-08-04 | United Microelectronics Corporation | Multiple-chip integrated circuit package including a dummy chip |
US6159765A (en) * | 1998-03-06 | 2000-12-12 | Microchip Technology, Incorporated | Integrated circuit package having interchip bonding and method therefor |
US6291881B1 (en) * | 1999-03-04 | 2001-09-18 | United Microelectronics Corp. | Dual silicon chip package |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050199999A1 (en) * | 2004-03-09 | 2005-09-15 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US7772044B2 (en) | 2004-04-16 | 2010-08-10 | Renesas Technology Corp. | Method of manufacturing a semiconductor device including plural semiconductor chips |
US20100255639A1 (en) * | 2004-04-16 | 2010-10-07 | Fujio Ito | Method of manufacturing a semiconductor device including plural semiconductor chips |
US7998795B2 (en) | 2004-04-16 | 2011-08-16 | Renesas Electronics Corporation | Method of manufacturing a semiconductor device including plural semiconductor chips |
US20070035017A1 (en) * | 2004-04-16 | 2007-02-15 | Fujio Ito | Semiconductor device |
US7466024B2 (en) | 2004-04-16 | 2008-12-16 | Renesas Technology Corp. | Multi-chip semiconductor device package |
US20090061563A1 (en) * | 2004-04-16 | 2009-03-05 | Fujio Ito | Method of manufacturing a semiconductor device including plural semiconductor chips |
US20050230793A1 (en) * | 2004-04-16 | 2005-10-20 | Fujio Ito | Semiconductor device |
EP1598867A2 (en) * | 2004-05-03 | 2005-11-23 | Broadcom Corporation | Test circuit under pad |
US20060157866A1 (en) * | 2005-01-20 | 2006-07-20 | Le Thoai T | Signal redistribution using bridge layer for multichip module |
WO2009081225A1 (en) * | 2007-12-24 | 2009-07-02 | Nokia Corporation | Thermal sensors for stacked dies |
US7852138B2 (en) | 2007-12-24 | 2010-12-14 | Nokia Corporation | Thermal sensors for stacked dies |
USRE45029E1 (en) | 2007-12-24 | 2014-07-22 | Uniforce Tech Limited Liability Company | Thermal sensors for stacked dies |
US8687378B2 (en) * | 2011-10-17 | 2014-04-01 | Murata Manufacturing Co., Ltd. | High-frequency module |
US20150221592A1 (en) * | 2014-02-03 | 2015-08-06 | Chetan Verma | Semiconductor device with package-level decoupling capacitors formed with bond wires |
CN109950227A (en) * | 2017-12-20 | 2019-06-28 | 三星电子株式会社 | Semiconductor package part |
Also Published As
Publication number | Publication date |
---|---|
DE10235251A1 (en) | 2003-06-18 |
US20050156305A1 (en) | 2005-07-21 |
JP3886793B2 (en) | 2007-02-28 |
KR100491234B1 (en) | 2005-05-25 |
KR20030047689A (en) | 2003-06-18 |
US7148567B2 (en) | 2006-12-12 |
JP2003168702A (en) | 2003-06-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7148567B2 (en) | Semiconductor integrated circuit device | |
US5399905A (en) | Resin sealed semiconductor device including multiple current detecting resistors | |
CN110233613B (en) | Power switch with integrated temperature and current sensing circuit | |
US7586186B2 (en) | Ball grid array | |
US5909112A (en) | Configuration and test process for semiconductor overcurrent detecting circuit | |
JP2017045915A (en) | Semiconductor device | |
US8115321B2 (en) | Separate probe and bond regions of an integrated circuit | |
JP2871661B1 (en) | Semiconductor device | |
US5565767A (en) | Base substrate of multichip module and method for inspecting the same | |
US6835579B2 (en) | Method of monitoring internal voltage and controlling a parameter of an integrated circuit | |
JPH0927528A (en) | Electronic device, manufacture of its electronic device and method of testing connectivity of bonding wire of electronicdevice | |
GB2353402A (en) | A semiconductor die structure incorporating a capacitive sensing probe | |
US7282795B2 (en) | Modifying a semiconductor device to provide electrical parameter monitoring | |
JP2006344721A (en) | Semiconductor apparatus | |
US8581660B1 (en) | Power transistor partial current sensing for high precision applications | |
JPH11121683A (en) | Semiconductor integrated circuit | |
US20020063251A1 (en) | Semiconductor device and testing method therefor | |
US20030189436A1 (en) | Method and test structure for determining resistances at a plurality of interconnected resistors in an integrated circuit | |
US20030176108A1 (en) | Method for detecting a discontinuity in the electrical connections of a microchip and circuit using said method | |
US20220246566A1 (en) | Multi-function bond pad | |
US20210208197A1 (en) | On-chip current sensor | |
JP2007234816A (en) | Semiconductor device | |
US20010054904A1 (en) | Monitoring resistor element and measuring method of relative preciseness of resistor elements | |
US20070242407A1 (en) | Semiconductor device having output transistor and current control circuit | |
US11573260B2 (en) | Electronic device comprising wire links |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MITSUBISHI DENKI KABUSHIKI KAISHA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MORIGUCHI, YASUO;MORI, SHINTARO;TERAYAMA, FUMIHIKO;AND OTHERS;REEL/FRAME:012955/0251 Effective date: 20020513 |
|
AS | Assignment |
Owner name: RENESAS TECHNOLOGY CORP., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MITSUBISHI DENKI KABUSHIKI KAISHA;REEL/FRAME:014502/0289 Effective date: 20030908 |
|
AS | Assignment |
Owner name: RENESAS TECHNOLOGY CORP., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MITSUBISHI DENKI KABUSHIKI KAISHA;REEL/FRAME:015185/0122 Effective date: 20030908 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |