US20030090478A1 - Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images - Google Patents
Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images Download PDFInfo
- Publication number
- US20030090478A1 US20030090478A1 US10/244,379 US24437902A US2003090478A1 US 20030090478 A1 US20030090478 A1 US 20030090478A1 US 24437902 A US24437902 A US 24437902A US 2003090478 A1 US2003090478 A1 US 2003090478A1
- Authority
- US
- United States
- Prior art keywords
- pixel
- frame
- data
- inverter
- driving electrodes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T3/00—Geometric image transformation in the plane of the image
- G06T3/40—Scaling the whole image or part thereof
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
- G09G3/3659—Control of matrices with row and column drivers using an active matrix the addressing of the pixel involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependant on signal of two data electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0814—Several active elements per pixel in active matrix panels used for selection purposes, e.g. logical AND for partial update
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0823—Several active elements per pixel in active matrix panels used to establish symmetry in driving, e.g. with polarity inversion
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0828—Several active elements per pixel in active matrix panels forming a digital to analog [D/A] conversion circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G2300/0857—Static memory circuit, e.g. flip-flop
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0235—Field-sequential colour display
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
- G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0266—Reduction of sub-frame artefacts
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/06—Adjustment of display parameters
- G09G2320/0626—Adjustment of display parameters for control of overall brightness
- G09G2320/0633—Adjustment of display parameters for control of overall brightness by amplitude modulation of the brightness of the illumination source
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/06—Adjustment of display parameters
- G09G2320/0626—Adjustment of display parameters for control of overall brightness
- G09G2320/064—Adjustment of display parameters for control of overall brightness by time modulation of the brightness of the illumination source
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2011—Display of intermediate tones by amplitude modulation
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2014—Display of intermediate tones by modulation of the duration of a single pulse during which the logic level remains constant
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
- G09G3/2022—Display of intermediate tones by time modulation using two or more time intervals using sub-frames
- G09G3/2033—Display of intermediate tones by time modulation using two or more time intervals using sub-frames with splitting one or more sub-frames corresponding to the most significant bits into two or more sub-frames
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
- G09G3/2022—Display of intermediate tones by time modulation using two or more time intervals using sub-frames
- G09G3/2037—Display of intermediate tones by time modulation using two or more time intervals using sub-frames with specific control of sub-frames corresponding to the least significant bits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/3406—Control of illumination source
Definitions
- Another object of the invention is to provide an apparatus capable of providing an analog signal or binary signal at each pixel.
- Another advantage of the invention is that it can be used with static as well as dynamic type display systems.
- Another feature of the invention is that it can utilize pixel buffers or a frame/image buffer.
- a device comprising: a substrate having a first surface; a plurality of driving electrodes arranged on the first surface of the substrate; and a plurality of means arranged on the substrate and respectively coupled to the plurality of driving electrodes, for receiving image data comprised of a series of subframes and driving the plurality of driving electrodes in accordance with a switching signal.
- FIG. 8 shows another embodiment of a frame-buffer style of pixel display which uses a single inverter.
- FIG. 9A shows an analog frame-buffer pixel circuit 901 according to another embodiment of the invention.
- FIG. 9B shows a schematic of an analog frame-buffer pixel circuit 951 that uses only n-FETs and requires one less transistor and two fewer addressing wires per pixel.
- FIGS. 6A and 6B which takes advantage of the integration methods discussed with reference to FIGS. 1 - 5 .
- Specific embodiments for binary or analog buffered displays will then be presented in FIGS. 7 through 9, some of which are dynamic (active) type displays, and some of which are static type displays.
- FIGS. 2A and 2B It is apparent from FIGS. 2A and 2B that generation of a 24 bit time-sequential grey-scale (or color) images in this way requires a very high speed display, and/or a reduction in image rate (24-bit refers to 8 bit grey-scale for each of-the three colors used, which would require 255 subframes for each color. Namely, display system 115 has to run fast enough to display the least significant frame, i.e., the frame displaying the LSB.
- FIG. 3C takes the process one step further.
- the LSB frames, the 1 st bit frames (frames displaying bits in the next to least bit position) and the 2nd bit frames are grouped together.
- the rate requirement for display device 115 is reduced by approximately 75% from 1/t to approximately 1/(4t).
- bit 1 the next to least significant bit
- bit 2 the next to least significant bit
- their intensity is reduced by half to Io/2.
- the LSB bit frame is ON just as long as the LSB frame, the intensity of the LSB frame is reduced by half, from Io/2 as in FIG. 3B to Io/4.
- B m is the number of subframes for a given m′
- the RGB source outputs frames in the sequence RGBRGBRGB . . .
- the above could be output as RR GG BB RR GG BB . . . rr gg bb.
- the order of the frames may be changed to aid the process of integration.
- the above series of frames could also have a shortened duration (as discussed in FIGS.
- FIG. 8 shows a single inverter pixel circuit 801 .
- Pixel mirror/electrode 718 , inverter 769 , gate wire 779 , and other elements are given the same reference numbers as those provided in FIGS. 7A and 7B where possible.
- inverter 776 in those figures has been replaced by a capacitor 805 which stores data while the array is being addressed. This is the same approach as that described above with respect to FIG. 7A and 7B.
- circuit 801 does not have a buffer to drive input 767 of inverter 769 . Consequently, capacitor 805 should be as large as possible. The only disadvantages in making capacitor 805 as large as possible is the area on the chip it uses.
- the pixel circuits represented in FIGS. 9A and 9B provide the capability of switching frames of analog data an entire frame at a time by capturing an entire frame at a time before displaying that frame. This makes it possible to precisely synchronize switching from an R frame to a G frame to a B frame rather than trying to synchronize the row-by-row updating of the prior art displays or spatial light modulators.
- these pixel circuits will facilitate the rapid display of multiple Red, Green, and Blue within the duration of a single image, which can provide a variety of additional benefits.
- one Red, one Green, and one Blue subframe are used to form a single color image which, in this example, lasts for one sixtieth of a second. It is advantageous to intersperse more subframes into the time allotted for the single color image.
- six analog subframes could be used (instead of three) within the ⁇ fraction (1/60) ⁇ second time period and they could be presented in the order RGBRGB, or nine analog subframes RGBRGBRGB, or twelve analog subframes RGBRGBRGBRGB, ETC . . .
- Pixel mirrors 718 are simultaneously reset (set to zero volts) by a HIGH on global pull-down line 915 by pull-down transistor 917 .
- This global pull-down line 915 can be maintained on HIGH for enough time to switch certain liquid crystal materials if, for example, they have a high spontaneous polarization. Examples of such a liquid crystal material is BDH. 764E which requires approximately 30 microseconds to fully switch. As it switches, the reorientation of the molecular electric dipoles partially neutralizes the charge on the pixel electrode.
- the n-transistor threshold is a positive quantity and so pixel mirror 718 cannot be charged up completely to the supply voltage Vdd.
- FIG. 10 A schematic of a two storage location version of the analog frame buffer pixel shown in FIG. 9A is shown in FIG. 10. This schematic is a multiple storage location frame buffer pixel with two storage locations and is based on the pixel circuit in FIG. 9A.
- the circuit in FIG. 10 operates the same as described for FIG. 9A except that data is simultaneously presented on both data wires 778 and 778 ′, and simultaneously clocked onto the gates of transistors 909 and 909 ′. Either pull-up transistor 927 pull-up transistor 927 ′ is activated during the driving sequence, thereby selecting which storage location controls the pixel voltage.
- circuit 1001 requires a larger number of transistors for circuit 1001 than the circuits discussed above. For that reason, it would be unlikely that circuit 1001 would be preferable for most displays, because often it is desirable to put as many pixels as possible in given area of silicon. However, circuit 1001 and other complex circuits may be advantageous for specialized applications such as optical wavefront correction where it is typically not as important to have a large number of pixels, but instead it is more important to accurately control their optical state.
Abstract
A device such as a display device or a spatial light modulator can store pixel data in a plurality of small circuit coupled to pixel mirrors and simultaneously drive these pixel mirrors a frame at a time. This device is particularly beneficial for implementing improved image quality techniques which can convert binary images to grey-scale images and/or separate red, green and blue images into color images and displaying those images using the natural process of integration which occurs when a person views images at sufficiently high rates.
Description
- This application is a continuation-in-part of U.S. patent application Ser. No. 08/505,654, the contents of which are incorporated herein by reference.
- 1. Field of the Invention
- This invention relates generally to an apparatus and method for improving image quality and in particular to an apparatus and method for converting binary images to grey-scale or color images and for converting a series of red, green, and blue analog images to color images, and then either displaying those images or driving a spatial light modulator.
- More specifically, this invention relates to binary and analog frame buffer pixel devices and to frame buffer type devices and methods for implementing improved methods of displaying images or of driving spatial light modulators.
- 2. Background of the Related Art
- It has been known that when a person views a rapidly cycled through sequence of binary images, the person may, if the rate and duration of images is proper, temporally integrate such that that sequence of binary images and the sequence in turn appears to be grey-scale images. This integration phenomenon is of particular interest with the arrival of high speed binary displays. Such devices are used, for example, in projection display systems, head-up displays and head mounted displays. There exist small fast high resolution displays which are essentially binary in nature such as the Digital Mirror Device (DMD), made by Texas Instruments, active matrix electro-luminescence (AMEL) field emission display (FED) as well as actively addressed ferro-electric liquid crystal devices. These technologies are capable of producing many thousands of binary images per second, depending on the number of pixels per frame, etc . . .
- FIG. 1A shows a series of
binary images 105 which could be viewed by a person in the manner described above. Each frame F1-Fm will be comprised of a series of bits that are either 1 (ON) or 0 (OFF). That is, the series F1-Fm of frames as well as each individual frame is actually a series of bits which must eventually be displayed in order to make it possible for the person viewing the binary images to perform the integration discussed above. FIG. 1A further shows pixels Pj in general, and P1-P4, in particular, as-representative pixels. As each frame F1-Fm is displayed for a time t, some of the pixels Pj will be a logical 1 and some will be a logical 0. In order for a person to view images produced by frames F1-Fm, a display device is required. - A problem with the above approach is that a display device which displays the group of
binary images 105 must be capable of responding in the time t (which relates to theframe rate 1/t). This places a limitation on which displays can be used. Namely, only those display devices can be used which have response rates at least as great as 1/t Hz or frames per second. However, the integration process requires that t be small, otherwise the display would appear to flicker and not appear to provide a grey-scale. - Currently, there are a variety of display devices which might be used to output the above discussed subframes. Liquid crystal on silicon (LCOS) devices which have been designed as displays (or spatial light modulators) have used pixel designs which can be categorized as being either “dynamic” or “static”. A static pixel design has a memory element at each pixel, which can store the pixel data indefinitely without the need for periodic refresh cycles. This is analogous to SRAM (static random access memory) in computer memory. A dynamic pixel stores data capacitively and requires a periodic refresh to compensate for leakage of the stored charge, analogous to DRAM (dynamic random access memory).
- Both of these types of displays share the property that as the array of pixels is addressed in sequence, row-at-a-time, the liquid crystal begins to update to the new data immediately once the row is addressed. It happens that a reasonably high resolution displays, such as 1024 by 1024 pixels, the electronic refresh time is comparable or longer than the liquid crystal switching time. For example, if data is supplied to the display through 32 data wires running at 50M bits/sec, such an array of pixels takes approximately 690 microseconds to update. The liquid crystal switches in approximately 100 microseconds. It is valid, therefore, to view the display as being updated in a sweeping motion across its area.
- In some applications, it would be advantageous to have the data on all of the display be simultaneously valid before it can be usefully viewed. Examples of such applications include most coherent applications such as optical correlators, optical beam steerers etc . . . , and display applications where precise synchronization with other parts of the system, such as an illuminated source, is required.
- Current pixel designs using liquid crystal displays or microdisplays fall into two major categories, namely, single transistor pixel systems and static pixel systems. There are a number of variations to these types of designs, but all relate generally to one of these two approaches.
- FIG. 1B shows a schematic of a single
transistor pixel circuit 701 which is part of a conventional single transistor pixel array system. Such systems are used in the so-called active matrix type computer screens as well as in some silicon backplane microdisplays which use liquid crystal displays. The entire array of pixels is formed such that all of thepixels circuits 701 in a row of the display share agate wire 705 and all of the pixel circuits in a column share a data wire 710 (or vice versa). Eachpixel circuit 701 includes atransistor 714 and a pixel mirror orwindow electrode 718. -
Displays using circuit 701 are updated a row-at-a-time. In particular,gate wire 705 is activated, thereby activating alltransistors 714 on a single row of pixels on the display. Upon activation ofgate wire 705, charge flows throughtransistor 714, thereby bringing thepixel mirror 718 to the same voltage asdata wire 710.Device 718 can be a pixel mirror, electrode window, or pixel electrode and hence these will be used interchangeably throughout this specification.Gate wire 705 is then de-activated, thereby trapping the charge and hence the voltage onpixel mirror 718. The voltage onpixel mirror 718 then switches the liquid crystal (not shown). There is a capacitance associated withpixel mirror 718 and the details of the design of such a pixel often deal with maximizing this capacitance to improve charge storage. -
Pixel circuit 701 can be used either as an analog pixel, when the voltages ondata wires 710 are driven to intermediate values, or as a binary pixel when these wires are driven to only two values—typically OV and 5 V. It must be noted, however, that this pixel display approach is not a frame-buffer pixel as called for in the parent application to this application. That is, thepixel mirrors 718 are updated a row-at-a-time. - The other type of pixel design that has been used is the so-called static pixel displays. Static pixel displays use pixels which contain a data-latch and possibly other circuitry. This approach has been used, for example, by a research group at the University of Edinburgh in Scotland. FIG. 1C shows a schematic of a
static pixels circuit 721 referred to as a SRAM pixel.Pixel circuit 721 includes adata latch 732 connected to array gate mere 705 anddata wire 710.Pixel circuit 721 also has a pixel mirror orelectrode window 718. (Note thatgate wire 705 anddata wire 710 are given the same reference numbers in FIG. 1C as they had in FIG. 1B.) Here, however, data latch 732 reads the logic level ondata wire 710 under the control ofgate wire 705. A data bit is stored in data latch 732 in the conventional manner that static latches store data and hence, the data is stored indefinitely without refresh.Output 740 of data latch 732 can be directly connected topixel mirror 718 or connected to an exclusive-or (X-OR) 750 (as shown) or an exclusive-nor (X-NOR) gate (not shown). Exclusive-or 750 (or the X-NOR) drive a pixel clock (not shown) either in-phase or out-of-phase with aglobal clock line 755 from a global clock (not shown). - X-OR750 functions in accordance with the
signal 740 output from data latch 732, and consequently functions in accordance with the data bit stored inlatch 732. For example, all pixels in the static display device that have a “1” stored inlatch 732 take the opposite logic value ofglobal clock signal 755, whereas all pixels in the static display device that have a “0” stored inlatch 732 take the same logic value as theglobal clock signal 755. This was originally done to facilitate d.c. balancing of nematic liquid crystals used in earlier liquid crystal on silicon devices. It has been retained by the Edinburgh group in some of their-fast ferroelectric devices to assist with frame-inversion, which is another form of d.c. balancing used with FLC based devices. Hence, once these displays load a frame of data, they have the inverse of that frame available at the pixel mirrors simply by switching the global clock. - This pixel display approach is also not a frame-buffer pixel as called for in the parent application to this application. That is, although the image data are stored on the pixel array, the pixel latches732 (and hence the pixel mirrors 718) are updated a row-at-a-time, just as in the single transistor case discussed above. Note that this pixel display approach is binary since
latch 732 uses restoring logic to pull all nodes in the circuit to either a logic “1” or a logic “0” as doesX-OR gate 750. - Therefore, an object or the invention is to provide a display device which can provide improved image quality from binary or analog display devices by updating images a frame at a time.
- Another object of the invention is to provide a display apparatus that can integrate entire frames of information together before displaying that information.
- Another object of the invention is to provide an apparatus for achieving grey-scale images produced using binary display devices.
- Another object of the invention is to provide an apparatus with one or more data storage locations at each pixel location.
- Another object of the invention is that it includes pixel circuitry, that can be arranged in a small area about the pixel.
- Another object of the invention is to provide an apparatus capable of providing an analog signal or binary signal at each pixel.
- Another object of the invention is to provide an apparatus for dynamically displaying an image or an apparatus for statically displaying an image.
- One advantage of the invention is that it makes it possible to observe grey-scale images using a binary display device.
- Another advantage of the invention is that it significantly reduces the time interval during which the displayed data is changing by avoiding the row by row updating of the pixels.
- Another advantage of the invention is that it can be used to produce colored grey-scale images.
- Another advantage of the invention is that it can utilize liquid crystal display devices.
- Another advantage of the invention is that it can be used with static as well as dynamic type display systems.
- One feature of one embodiment of the invention is that it utilizes inverters to drive pixel electrodes in one embodiment.
- Another feature of an embodiment of the invention is that it utilizes capacitors to store information.
- Another feature of the invention is that it can drive the pixel electrodes with an analog or binary voltage.
- Another feature of the invention is that it utilizes only n-FET transistors in one embodiment.
- Another feature of the invention is that in one embodiment the ON pixels in the least significant frame is displayed at approximately half their full duration but no change in their output or ON intensity.
- Another feature is that the non-attenuated subframes are grouped together to reduce the rate at which the display device outputs subframes.
- Another feature on an embodiment of the invention is that the ON pixels in the least significant frame is displayed at approximately half their full or ON intensity.
- Another feature of the invention is that it can utilize pixel buffers or a frame/image buffer.
- These and other objects advantages and features are achieved by the provision of a device comprising: a substrate having a first surface; a plurality of driving electrodes arranged on the first surface of the substrate; and a plurality of means arranged on the substrate and respectively coupled to the plurality of driving electrodes, for receiving image data comprised of a series of subframes and driving the plurality of driving electrodes in accordance with a switching signal.
- The above and other objects, advantages and features are further achieved when each of the above plurality of means comprises: a first switch coupled to a gate signal and a data line for receiving a pixel datum of the image data and outputting the pixel datum in accordance with the gate signal; a first inverter coupled to the first switch for receiving the pixel datum; a second switch coupled to a clock signal and the first inverter; and a second inverter coupled to the switch and to a respective one of the plurality of driving electrodes, wherein the pixel datum is transmitted from the first inverter to the second inverter in accordance with the clock signal, and outputs the pixel datum to said respective one of the plurality of driving electrodes.
- The above and other objects, advantages and features are further achieved when each of the above plurality of means comprises: a first switch coupled to a gate signal and a data line for receiving a pixel datum of the data and outputting the pixel datum in accordance with the gate signal; a capacitance means coupled to the first switch for receiving and store the pixel datum; a second switch coupled to a clock signal and the capacitance means; and an inverter coupled to the switch and to a respective one of the plurality of driving electrodes, wherein the pixel data is transmitted from the capacitor means to the inverter in accordance with the clock signal, and which outputs the pixel data to the respective one of the plurality of driving electrodes.
- FIG. 1A shows a series of binary images which could be viewed by a person in the manner described above. FIG. 1B shows a schematic of a single
transistor pixel circuit 701 which is part of a conventional single transistor pixel array system. FIG. 1C shows a schematic of astatic pixels circuit 721 referred to as a SRAM pixel. FIG. 1D shows schematically the same sequence of binary images shown in FIG. 1A as they are input to a binary display device. FIG. 1E shows a series of groups of m frames. FIG. 1F provides a brief demonstration of the integration process. FIG. 1G shows an example of how a series of binary images which will be arranged into “bit plane” binary subframes which in turn can be displayed to appear to a viewer to be an pixel image with a 4 bit grey-scale. - FIG. 2A demonstrates how subframes (such as bit plane binary subframes) can be displayed in different order within a group of subframes, some being advantageous over others in various situations. FIG. 2B shows how the most significant bit frames can be distributed or spread through the entire group of frames.
- FIG. 3A, FIGS.3B, and 3C show an approach for rearranging the frames such that the display system is not required to run at a
rate 1/t in order to display the least significant bit (LSB) frame. FIG. 3D shows the steps required to achieve the process shown in FIGS. 3A-3C according to one embodiment of the invention. - FIGS. 4A, 4B and4C show another approach achieve a grey-scale effect for the case where m′=2 (corresponding to FIG. 3C) with a frame rate of approximately 1/(4t). FIG. 4D shows a method for displaying a grey-scale image on a display unit with a plurality of pixels according to another embodiment of the invention.
- FIG. 5A shows how 8 bit grey-scale images (or 3×8 bit color images) can be displayed using a binary display device such as the device of FIG. 1F. FIG. 5B demonstrates how analog image signals as well as digital data (such as the images of FIG. 5A) can lead to binary subframes which in turn can be displayed via the methods of FIGS.3A-3D and 4A-4D.
- FIG. 6A shows a display which can serve as
display 115 and FIG. 6B shows a close-up view of any one of pixels Hj according to another embodiment of the invention. - FIG. 7A shows a first embodiment of a frame-buffer style of pixel display which uses a CMOS version of a double inverter circuit (corresponding to the buffer circuit in FIG. 6B) for signal storage and regeneration. FIG. 7B shows a second embodiment of a frame-buffer style of pixel display which uses a CMOS version of a double inverter circuit with additional transistors for signal storage and regeneration.
- FIG. 8 shows another embodiment of a frame-buffer style of pixel display which uses a single inverter.
- FIG. 9A shows an analog frame-
buffer pixel circuit 901 according to another embodiment of the invention. FIG. 9B shows a schematic of an analog frame-buffer pixel circuit 951 that uses only n-FETs and requires one less transistor and two fewer addressing wires per pixel. - FIG. 10 shows a schematic of a two storage location version of the analog frame buffer pixel shown in FIG. 9A according to another embodiment of the invention.
- FIG. 11 shows one such more complex pixel circuit according to yet another embodiment of the invention.
- Several embodiments of frame-buffer type devices will be discussed. First, however, methods and apparatii for displaying grey-scale or color images using such frame-buffer type devices will be discussed with reference to FIGS.1-5. Then a general buffer type display device will be presented in FIGS. 6A and 6B which takes advantage of the integration methods discussed with reference to FIGS. 1-5. Specific embodiments for binary or analog buffered displays will then be presented in FIGS. 7 through 9, some of which are dynamic (active) type displays, and some of which are static type displays.
- FIG. 1D shows schematically the same sequence of
binary images 105 shown in FIG. 1A as they are input to abinary display device 115 which has hardware pixels Hj which are either on or off (bright or dark) corresponding to the respective values Pj in frames F1-Fm. Note that although a 4 by 4 pixel display and images are depicted, the following discussion applies to any display and frame size. - Suppose P1 is 1 (ON) for every frame F1 through Fm, P2 is 1(O-N) for frames F1 through Fm−1 and is 0 (OFF) for frame Fm, P3 is 1 ON only for frames F1 and F2 and 0 (OFF) for frames F3-Fm, and P4 is 1 (ON) only for frame F1 and 0 (OFF) for frames F2-Fm.
- The rate at which the frames are displayed by
display device 115 is 1/t Hz, where t is the time between any two consecutive frames Fj and Fj+1. Since P1 is ON for all frames, pixel H1 remains ON for a time mt. Since P2 is ON for frames F1 to (Fm−1), H2 is ON for a time (m−l)t. Since P3 is ON only for frames F1 and F2, H3 is ON for a time 2t. Since P4 is ON only for frame F1, H4 is ON only for a time t. Integration is achieved as follows. Ifdisplay device 115 has a quick enough response rate, a person viewing it notices that pixel H4 is slightly brighter than those pixels which were not ON at all, i.e., all pixels Pj other than P1 to P4. Similarly, pixel H3 appears slightly brighter than pixel H4 since it is ON for 2t rather than t. Similarly, H1 appears brighter than H2 because it is ON for a time mt whereas H2 is ON for a shorter time (m−1)t. - In all of the above statements, it is assumed that the time t is short enough that a person would not actually see or notice that H4 is ON for time t and then Off for the rest of the time (m−1)t, whereas H1 is ON for the entire time mt. Instead, the viewer would integrate the images together which means that to the viewer both H1 and H4 appear to be ON, but H1 is much brighter than H4.
- FIG. 1E shows a series of
groups 105 of m subframes. Here, the total number of subframes being viewed is N, and again the rate at which each frame is updated is 1/t where t is the time between frames. Eachgroup 105 is integrated by the human eye of theobserver viewing device 115 so as to appear as aseries 155 of grey-scale images 105′ each corresponding to the group ofimages 105 after integration. Here, m subframes are required to form a single grey-scale (or color) image or frame and N subframes form a sequence of grey-scale (or color) images. - FIG. 1F provides a brief demonstration of the, integration phenomenon. In particular, FIG. 1F shows intensity output by H1-H4 of I(P1), I(P2), I(P3) and I(P4) versus time for four points P1-P4 under a hypothetical situation. The number of subframes is m. The following discussion relates to the
first group 105 of subframes. Pixel H1 is ON for the entire m subframes, H2 is ON during the third sub-frame and off for the remaining subframes, H3 is ON for the first and second subframes and OFF for the remaining subframes, and H4 is ON for the 5th subframe and off for the remaining subframes. If therate 1/t is sufficient such that integration occurs in the viewers mind, then the intensity I(Pj) would appear to be as follows (intensities are relative intensities). I(P1)=(1,1, . . . ,1)→m, I(P2)=(0,0,1,0 . . . ,l)→1, I(P3)=(1,1, . . . 0,0)→2, and I(P4)=(0,0,0,0,1, . . . 0,0)→1. Note that the peak intensity is represented by the time sequence (1,1 . . . , 1) (the lowest intensity-is (0, . . . ,0)). Also, note that the intensity at point P2 will appear (if properly integrated) to be the same as the intensity at point P4 and their order of occurrence is not noticeable. Consequently, the subframes can be interchanged within agroup 105 and provide the same grey-scale image to an observer when properly integrated by the observer, and indeed the correct distribution of subframes may aid the process of integration. - FIG. 1G shows an example of how a series of 4×4 binary images which will be arranged into “bit plane” binary subframes which in turn can be displayed to appear to a viewer to be a 4×4 pixel image with a 4 bit grey-scale. Note that although FIG. 1G shows 4×4 pixel images, the transverse dimensions of the images can be any two integers. Also, these transverse dimensions just happen to be the same as the number of bits of grey-scale which also can be any integer. That is, a 4 bit grey-scale is shown for discussion and demonstration purposes only.
- The
group 105 of subframes shown in FIG. 1G are binary subframes where ON pixels are represented by 1 and OFF pixels are represented by 0. A total of 24−1=15 suchbinary subframes 105 are contained ingroup 105 for 4 bit grey-scale images. Also, since this is a 4 bit grey-scale, there need only be 4 bit plane subframes (this number can be increased, if desired). The most significant bit CMSB) subframe shows an image with all pixels that are ON or 1 for at least 8 subframes ingroup 105. As can be seen, only pixels (2,4) (which (2,4) is ON in all of the subframes in group 105) and all of the pixels on the y=1 row, i.e., (1,1), (2,1), (3,1) and (4,1) (which is repeated 8 times). The next most significant bit (the 22=4) or third bit rearranged into 4 sets of bit-plane subframes. Only pixel (2,4) is ON in this example for all of these bit-plane subframes. The next to the least significant subframe has two pixels ON, namely, (2,4) which is ON for all subframes as discussed above, and (3,1) which is ON for the 8 identical subframes and for 2 additional subframes withingroup 105. - The process of arranging subframes from
group 105 into the so-called bit-plane subframes can be done in a wide variety of ways and is referred to here as “bit slicing”. One approach is as follows. The binary data which represents the stream of binary images could be stored in a computer memory in, for example, a format where an 8-bit byte represents the grey level to be displayed by a particular pixel (in a particular color) after integration. One way of generating subframes from such a representation is to simply form a 1-bit binary bit-plane subframe from each of the bits of the 8-bit byte. This would be done in software by performing a logical AND operation between the byte representing the pixel grey level and a byte containing all the “0”s except for a single “1” in the correct position in the byte to extract the desired subframe. One hardware implementation could be to read directly the desired bit for the bit-plane subframe from the stored byte. by constructing the memory hardware in such a way as to facilitate selectable bit-read operations instead of byte-read operations. - One difficulty or potential problem with the above approach is that the
display device 115 must be capable of responding to the time t (which relates to theframe rate 1/t). This places a limitation on which displays can be used. Namely, only those display devices can be used which have response rates at least as great as 1/t Hz or frames per second. - The situation discussed with reference to FIGS.1A, 1C-1F can be used to produce color images with grey-scale in Red, Green and Blue as follows. Suppose that m=100, N=10,000 and t=0.1 milliseconds. These numbers would make available, in one second 100 frames or: images, each comprised of 100 binary sub-frames (corresponding to
frames 105 in FIGS. 1A, 1D, and 1E) to generate one grey-scale image for one color. If a complete color image is desired, then three grey-scale images (one each for red, green and blue) would be required. In that case, approximately 32 subframes would be available for each Red, Green and Blue image if we wish to display 100 color images. These 32 subframes can be used to produce 33 equally spaced grey levels which is equivalent (approximatley) to 5 bits of grey-scale for each of Red, Green and Blue. This will be discussed in more detail below. - The above phenomenon makes it possible that the subframes can be displayed in any order within a
group 105. In addition, some orders of display of subframes may be advantageous over others as will be discussed below. Referring to FIGS. 1D-1F, least significant bit (LSB) subframes and most significant bit (MSB) subframes are defined as follows. A least significant bit (SB) subframe is defined to be that subframe in which pixels may be ON for only one time t withingroup 105 of subframes, thus forming the least significant bit of a binary representation of a grey-scale image, and a most significant bit (MSB) subframe is defined to be that set of 2p−1 subframe in which some or all pixels are ON withingroup 105 of subframes where p is defined as the integer for which the following holds: 2p−4−2p−2− . . . +20=(2p−1)=m, see FIG. 1F. He the LSB subframes is that single subframe in which the intensity may be ON to contribute the intensity corresponding to the LSB of a grey-scale image, and the MSB subframe is that set of 2p−1 for which the intensity of a pixel may be ON to contribute the intensity corresponding to the MSE of a grey-scale image. - Namely, since all of the subframes in each group are integrated together, one can display each of the 5 bit planes, i.e., bit0 (the least significant bit or LSB),
bit 1,bit 2,bit 3 and bit 4 (the most significant bit or MSB) as shown in FIG. 2A. In this scheme, the least significant bit (bit 0) frame is displayed for one frame or time period t, the next bit (bit frame) for two frames or time 2t, and the most significant bit (in this case for 2p−1t, where p=5) for 16 frames or 16t. - In practice, when the frame rates are approaching the lower limits for temporal integrating, it is advantageous to spread the MSB through the frame which corresponds to
group 105 in order to remove contouring artifacts as is known in the art. FIG. 2B shows one way this might be done. Comparing FIG. 2A with 2B, it is seen that those pixels which are ON for 16 subframes, i.e. for a total time 16t-thereby corresponding to the MSB orbit 4, they can be turned ON for half of that time or 8t, followed by pixels withbit 3 are ON for 8t, and then re-turn ON the MSB pixels again for the remaining time 8t so that they have been displayed for the necessary 16t time. - It is apparent from FIGS. 2A and 2B that generation of a 24 bit time-sequential grey-scale (or color) images in this way requires a very high speed display, and/or a reduction in image rate (24-bit refers to 8 bit grey-scale for each of-the three colors used, which would require 255 subframes for each color. Namely,
display system 115 has to run fast enough to display the least significant frame, i.e., the frame displaying the LSB. - FIG. 3A corresponds to FIG. 2A and FIGS.3B, and 3C show a method of rearranging the frames such that
display system 115 is not required to run at arate 1/t in order to display the LSB. Note that FIG. 3A shows all pixels displaying the same intensity Io and it is only the amount of time a particular pixel is displayed that results in the grey-scale effect. The MSB subframes are those identical subframes containing pixels which are ON to display the most significant bit. The LSB subframe is the subframe containing pixels which are ON to display the least significant bit. - FIG. 3B shows how the
group 105 is combined to effect a 5 bit grey-scale. (for each of Red, Green and Blue) without requiring thatdisplay device 115 be capable of rates of 1/t. As can be seen, the rate requirement fordisplay device 115 is reduced from 1/t to 1/(2t). In order to compensate for the additional time t that the LSB frames are ON, the intensity of pixels in that frame is decreased by half from Io to Io/2. The letter m′ is used to indicate the number of bits which are grouped together to yield the LSB time. Hence, referring to FIG. 3A, m′=0 and hence no additional bit is grouped together with the LSE and thus no decrease in the requited rate of performance ofdisplay device 115 is achieved. When m′=1, however, the first bit subframes and the 0th bit subframe are grouped together as shown in FIG. 3B and hence the rate requirement ofdisplay 115 is reduced by half to approximately 1/(2t). This reduction is accompanied, however, by a new requirement that displaydevice 115 be capable of outputting three different intensity levels, namely Io, Io/2 and 0, rather than the two intensities Io and 0 for the m′=0 case. For a binary display device this may be accomplished by modulating the illumination light at the appropriate time, or modulating the optical output from the display device at the appropriate time. - FIG. 3C takes the process one step further. Here, the LSB frames, the 1st bit frames (frames displaying bits in the next to least bit position) and the 2nd bit frames are grouped together. In this case, the rate requirement for
display device 115 is reduced by approximately 75% from 1/t to approximately 1/(4t). In this case, since the next to least significant bit (bit 1) is ON just as long as thebit 2 frames are ON, their intensity is reduced by half to Io/2. Similarly, since the LSB bit frame is ON just as long as the LSB frame, the intensity of the LSB frame is reduced by half, from Io/2 as in FIG. 3B to Io/4. Hence, in this case the rate that display 115 must be capable of functioning, is reduced by approximately 75% from 1/t to approximately 1/(4t). For the example shown in FIGS. 2A and 2B, this means that the 10 kHz frame rate is reduced to 2.5 KHz. - The approach discussed with respect to FIGS.3A-3C can be generalized as follows. FIG. 3D shows steps required to generalize the process shown with respect to FIGS. 3A-3C. In particular, FIG. 3D shows
step 310 for receiving a series of N frames of binary images (each initially to be displayed at a rate of 1/t), where N is an integer. Alternatively, if grey-scale or color images are received instead of binary images, then step 310 is replaced bysteps - After either step310 or
steps step 320 is performed. Step 310 involves arranging the series of N frames of binary images into n groups of m binary subframes, where m is less than or equal toN. Step 330 involves attenuating the least significant unattenuated subframes within each group of m subframes as well as previously attenuated subframes. (if any) by a factor of approximately 2. Step 340 involves pairing up the unattenuated frames to yield approximately half as many unattenuated subframes and approximately doubling thereby, the duration of the attenuated subframes. Please note, however, that by approximately {fraction (1/2)} it is meant that the attenuation could be anywhere from a few percent to 20 percent or more of half The exact amount of attenuation (or variation in A intensity) could be determined by simply implementing the attenuation process for various amounts of attenuation and asking observers or viewers which amount of attenuation is most effective. Note that m′ is increased by 1 oncestep 340 has been completed. Step 350 allows one to repeat the last two steps of 330 and 340 until the desired frame rate is achieved. - The above process can be continued and m′ increased. For the case of 8 bits, (i.e., m from FIGS. 1A, 1D, and1E is 255), m′ from FIGS. 3A-3C can range from 0 to 7. The number of subframes for m=255 is: 255 for m′=0, 128 for m′=l, 65 for m′=2, 33 for m′=3, 19 for m′=4, 12 for m′=5, 9 for m′=6, 8 for m′=7. The parameter m′ is the number of bits which have their illumination attenuated.
- The above approach does result in an effective loss of optical throughput. That is, there is a data-rate/throughput trade-off which is shown in Table 1. Note that referring to the left part of Table 1 (m′=1,2), the optical throughput is slightly reduced for a significant reduction in the frame rate required for a given image-rate.
- Also note that the relative data rate is shown for two different situations. The first calculation corresponds to the timing which is drawn in FIGS.3A-3C for clarity. In dais case, the time taken to display a complete grey-scale image is increased slightly with m′. This can be seen if one compares FIG. 3A with FIG. 3B or 3C in which one can clearly see that the overall data rate is decreased. That is, the attenuated subframes extend further to the right in FIGS. 3B and 3C than FIG. 3A. Consequently, in practice, a second calculation can be made to adjust the data rate by shortening the frame durations from 2t (FIG. 3B) or 4t (FIG. 3C) to slightly less than that amount to achieve the data rate to perceive the same image rate. The approximate amount of adjustment can be calculated as follows. If Bm is the number of subframes for a given m′, and if m is the number of subframes when m′=0, then as subframes are paired in order to go from FIGS. 3A to 3B to 3C, they should be shortened by a fraction of about (mt)/[(Bm 2m)t]=m/[(Bm 2m)], where mt is the duration of the
subframes 105 with m′=0 and (Bm 2m)t is the duration of thesubframes 105 when for m′ not equal to 0.TABLE 1 (grey-scale level = 256) subframes 255 128 65 34 19 12 9 8 m' 0 1 2 3 4 5 6 7 Rel. 100% 99.6% 98% 94% 84% 66% 44% 25% throughput Rel. data 1 0.5 0.25 0.12 0.06 0.03 0.015 0.008 rate (FIG. 3) Rel. data 1 0.5 0.255 0.13 0.07 0.05 0.035 0.03 rate (constant image rate) - The above table is calculated using the steps in FIG. 3D which can be summarized as follows. Starting with the unattenuated subframes, remove the least significant one and attenuate it to half its value and increase its duration by a factor of two (along with other already attenuated frames). Then the remaining unattenuated frames can be combined into half as many unattenuated frames. For example, to go from m′=2 to m′=3 the process is as follows. At m′=2, there are 63 unattenuated subframes and 2 attenuated ones. Taking the least significant unattenuated frame, attenuate it by a factor of two (also attenuate the two attenuated frames by another factor of two). We now have 3 attenuatad subframes and 62 unattenuated subframes which are converted to 31 unattenuated frames of double the duration. This yields 34 subframes.
- The effective attenuation of the illumination can be achieved in several ways. One approach is to modulate the intensity of the illumination applied to the
entire display device 115 at the appropriate time. Another approach is to modulate the transmission of an element between the display and the viewer. Another approach is to pulse modulate the illumination source which illuminates the display device at the appropriate time to illuminate the attenuated subframes for a shorter duration. Another approach is to use a display device that has-that capability of simultaneously allowing subframe data to be loaded at the rates described above but then to be displayed for a shorter time similar to the case of pulse modulated illumination described above. The illumination sources in some such devices are easier to adjust than others. - FIGS. 4A, 4B and4C show these two approaches for the above discussed case of illumination modulation corresponding to FIG. 3C (m′=2) with a frame rate of 1/(4t). In particular, FIG. 4B shows intensity modulation as discussed above. FIG. 4C, however, shows an intensity output to achieve the same or nearly the same result. Again, the intensity profiles are for the source illuminating
display device 115. Here, the intensity of all of the bits remains the same and it is their duration which is varied. For example, the duration that the pixel source is ON for the LSB is time t0, which is less than thetime 4t shown in FIGS. 4A and 4B. The next to last bit orbit 1 is ON for a time t1 greater that t0 but less than 4t (otherwise it would appear as bright as a pixel withbit 2 ON). In particular, the lengths t0 and t1 are adjusted in a manner similar to the adjustment of intensity in that t1 is approximately half of thetotal time 4t, i.e., tl is about 2t. Similarly, t2 is approximately half of t1 and hence approximately one fourth of 4t or simply t. - FIG. 4D shows a method for displaying a grey-scale image on a display unit with a plurality of pixels according to another embodiment of the invention. Step410 involves receiving a series of N frames of binary images each to be displayed at a rate of 1/t, where N is an integer. Alternatively, if grey-scale or color images are received instead of binary images, then step 410 is replaced by
steps N. Step 430 involves shortening the duration of output of the least significant subframes within each group of m subframes as well as any previously shortened subframes by a factor of approximately {fraction (1/2)}. Please note, however, that “approximately” {fraction (1/2)}, means that the shortening could be about 50% + or − 20% or possibly more—this can be determined by simply implementing the shortening process for various amounts of shortening and observing which amount of shortening is most effective. Note that m′ is in fact increased by 1 oncestep 440 has been completed. Step 450 allows one to repeat the last two steps of 430 and 440 until the desired frame rate is achieved. -
Display device 115 can include any time-sequential (grey-scale) display whether liquid-crystal on silicon, digital mirror devices, etc . . . Even if the light modulation mechanism is intrinsically capable of very high frame rates, the data rates from the display driving electronics as well as the display itself should be reduced for reasons of cost and cabling convenience. - All of the above discussion can be applied to color displays which briefly discussed earlier. Here, the color light source may be, for example, 3 separate light sources, namely, a red light source, a green light source and a blue light source. These color light sources can be, for example, a red light emitting diode, a green diode, and a blue diode, respectively or a white light source which is sequentially filtered to appear red, green or blue, or a filter between the display and the viewer which is sequentially switched to transmit red, green or blue. Each of these light sources is treated in a manner analogous to the above light source for grey-scale. In each of these situations, the output intensity is not attenuated in intensity or shortened in duration. Color “grey-scale” can be achieved, however, by applying either the steps of FIG. 3D for attenuation or the steps of FIG. 4D for duration shortening. This can be achieved for each of the light sources. That is, each of the red, green and blue light sources can be integrated by an observer as discussed above. For example, if the red light source outputs frames as in FIG. 3A with m′=0, then the rate of output can be reduced to approximately {fraction (1/2)} that rate by attenuating the intensity of the red light source at the pixels in the least significant frame to approximately {fraction (1/2)} (i.e., from Io to approximately Io/2), and then combining the unattenuated frames in pairs of duration 2t and doubling the duration of the least significant frame from t to 2t in the same manner as discussed in FIGS.3A-3D and in particular in
steps step 350 in FIG. 3D). This procedure can be done for each of the red light source, green light source and blue light source. - Another example involves applying the method of FIGS.4A-4D to each of the red, green, and blue light sources. For example, if it is desired that the red light source output frames as in FIG. 4A (which corresponds to m′=2), then instead of outputting the least significant frames with pixel outputs of the red light source at Io/4, the duration of the illumination or attenuation of those pixels is reduced by 4 from 4t to t. Similarly, instead of outputting the next to least significant frames with pixel outputs of the red light source at Io/2, the duration of those pixels is reduced by approximately 2 from 4t to 2t as shown in FIG. 4C. This process can be repeated as in
steps 450 in FIG. 3D. This procedure can be done for each of the red light source, green light source and blue light source. Note that it may be advantages to intersperse red, green, and blue subframes to aid the integration process. - In practice, color displays are typically achieved using a RGB source where R corresponds to a subframe of pixels which are displaying red, G corresponds to a subframe of pixels which are displaying green, and B corresponds to a subframe of pixels displaying blue. Then the light source is used to output the following subframes. Referring to FIG. 3A, suppose the corresponding series of red subframes, green subframes and blue subframes are arranged as follows:
- RRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRGGGGGGGGGGGGGGGGGGGGG GGGGGGGGGGG BB BBBBBBBBBBBBBBBBBBBBBBBBBBBB . . . , where each capital letter corresponds to a frame in FIG. 3A and this example m=31 (recall that m is the total number of subframes).I
- If each of the red, green and blue sources undergoes the process of FIG. 3B via implementation of steps310-340 one time (so that m′=1), then the least significant frame (to be attenuated) can be represented by small letters r, g, and b for red, green, and blue, respectively. Using the above nomenclature, the output during illumination, the red, green and blue sources would be:
RR RR RR RR RR RR RR RR RR RR RR RR RR RR RR rr GG GG GG GG GG GG GG GG GG GG GG GG GG GG GG gg BB BB BB BB BB BB BB BB BB BB BB BB BB BB BB bb - where a space is depicted here only to make clear that two of the unattenuated frames are combined, it being understood that the spaces are analogous to the vertical lines separating frames in FIG. 3B. Typically, the RGB source outputs frames in the sequence RGBRGBRGB . . . Hence, the above could be output as RR GG BB RR GG BB . . . rr gg bb. As previously discussed, however, the order of the frames may be changed to aid the process of integration. Finally, the above series of frames could also have a shortened duration (as discussed in FIGS.4A-4CD) of the least significant frame as can be shown as follows:
RR RR RR RR RR RR RR RR RR RR RR RR RR RR RR R GG GG GG GG GG GG GG GG GG GG GG GG GG GG GG G BB BB BB BB BB BB BB BB BB BB BB BB BB BB BB B - where a single letter R, G, or B means that the duration of time that the pixel is ON is approximately half as long as the other pixels but the intensity of those pixels is not attenuated. Here again, the order of the frames can be altered and still appear the same to an observer.
- For m′=2, the above can is combined as follows:
RRRR RRRR RRRR RRRR RRRR RRRR RRRR rrrr ssss GGGG GGGG GGGG GGGG GGGG GGGG GGGG gggg hhhh BBBB BBBB BBBB BBBB BBBB BBBB BBBB bbbb cccc - where a space is analogous to the vertical lines in FIG. 3C, and s, h and c are each half the in tensity of r, g and b, and one fourth of the intensities of y,G, and B, respectively.
- Again, it may be useful to change order within the group of m frames, the above could be output in a variety of ways including RRRR gggg BBBB rrrr GGGG bbbb RRRR GGGG BBBB BBBB . . . RRRR hhhh BBBB ssss GGGG cccc. Again, the above series of frames could also have a shortened duration of time as discussed above with respect to FIGS.4A-4D as follows:
RRRR RRRR RRRR RRRR RRRR RRRR RRRR RR R GGGG GGGG GGGG GGGG GGGG GGGG GGGG GG G BBBB BBBB BBBB BBBB BBBB BBBB BBBB BB B - where double letters RR, GG, and BB mean that the duration of the frames is approximately half as long as for the frames RRRR, GGGG and BBBB, respectively (but the intensity is the same). Similarly, the single letters R, G, and B, have durations of time that is half as long as the frames RR, GG, and BB, and one fourth as long as frames RRRR, GGGG, and BBBB. Here again, the order of the frames can be altered and still appear the same to an observer. Again, it should be understood that all of the attenuations and shortenings are approximate as discussed above.
- FIG. 5A shows how 8 bit grey-scale images (or 3×8 bit color images) can be displayed using a binary display device such as
device 115 of FIG. 1F. Although 8 bit subframes are shown, it should be understood that any number grey-scale can be used if the application demands greater or lesser precision. One way this can be done is to generate the sequence of subframes from bit-frames derived from analog signals. To do this the analog signal (or signals if R, G, and B have been separated), which represents the brightness of the image on a series of scan lines could be sampled with an analog-to-digital converter (ADC). The outputs from the ADC then become the binary values for the bit-frames corresponding to the value of the respective ADC outputs. As the analog signal is repeatedly sampled, the pixels in the bit-frames are assigned values in a sequence which matches the raster scanning pattern used in the analog signal representation. - FIG. 5B demonstrates how analog image signals as well as digital data (such as the images of FIG. 5A) can lead to binary subframes which in turn can be displayed via the methods of FIGS.3A-3D and 4A-4D. In the example shown in FIG. 5B, 8 bit grey-scale or 3×8 bits pixel color are discussed, it being understood that any number of bits could be used. FIG. 5B involves either: 1) receiving images in analog form at
step 553 and converting these images into digital image data; or 2) receiving the digital images directly. Once received, these digital images are rearranged into bit plane subframes atstep 567. Again, as discussed above with respect to FIG. 5A, if the digital images are grey-scale images or color grey-scale images then step 567 involves bit slicing as shown in FIG. 5A. Alternatively, if the digital images are binary subframes, then step 567 involves bit slicing as shown in FIG. 1G. Finally,step 577 involves reordering (if desired) the resulting bit plane subframes and displaying those bit plane subframes the proper number of times in accordance with that bit plane's grey-scale bit location. That is, as discussed above, if an 8 bit grey-scale is desired, then the MSB subframe is displayed 27=128 times, the next to the MSB subframe is displayed 26=64 times etc . . . , to the LSB subframe which is displayed one time. Recall that there may be advantages in not displaying each bit frame (especially for the MSB) all together or in succession. That is, sometimes, in order to avoid flicker, the MSB and other images can be split up and intermittently displayed. - FIG. 6A shows a
display 505 which can serve asdisplay 115 and FIG. 6B shows a close-up view of any one of pixels Hj. Liquid crystal on silicon (LCOS) displays or spatial light modulators could serve asdisplay 115. In particular, referring to FIG. 6A, anLCOS display 505 includes a thin layer ofliquid crystal 509 on asilicon substrate 511 which is covered by aglass window 515.Substrate 511 includes anintegrated circuit 520 with pixels Hj.. Integrated circuit .520 is used to apply an electric field across theliquid crystal layer 509 in order to reorient the liquid crystal and thereby modulate a light beam that is reflected fromsubstrate 511 as shown in FIG. 5 or in special processes, transmitted throughsubstrate 511. - At this point, it should be noted that it is advantageous to update all pixels simultaneously for in situations such as in drive schemes which utilize an electrical modulation of the cover glass transparent electrode voltage which can facilitate dc balancing. Changes in the electrical data presented to the pixel electrodes can be synchronized with changes to the color glass voltage, thereby maximizing the efficiency of the drive scheme. It is advantageous if
integrated circuit 520 uses an area which is comparable with, or less than that used by existing static pixel designs. Standard 1.2 micrometer CMOS design can be used as it has for existing static pixel designs to yield an approximately 20 micrometer by 20 micrometer pixel area. - FIG. 6B shows a close-up view of a group of three pixels Hj such as the three
pixels 521 as well as some of the associated electronics according to one embodiment of the invention. Note that FIG. 6B is only a schematic representation of several pixels together with their associated electronics. In particular, a series ofpixel buffers 525 are respectively coupled to liquidcrystal driving electrodes 529 of pixels Hj tointegrated electronics 520. The entire group ofpixel buffers 525 comprise animage buffer 535. Adata input 538 receives image data to be eventually displayed. -
Display 505 operates as follows. New image data would be received viainput 538 byintegrated circuit 520 and stored inframe buffer 535 but not yet applied toliquid crystal layer 509. This allows the previous image to be viewed without it being gradually displaced by the new data. Onceframe buffer 535 has been completely filled with the new data, that new data is simultaneously transferred from pixel storage elements 522 to liquidcrystal driving electrodes 529. - Note that the above scenario makes it possible to significantly reduce the time interval during which the displayed data is changing. For example, consider using a standard LCOS device which has 1024 by 1024 pixels, which addresses and begins to update the pixels a row-at-a-time. For such a standard system which includes 32 data wires running at 50 Mbits/second, the displayed data is updated in about 655 microseconds. However,
display system 505 which replaces the old image data with the new image data, is limited to the switching time of the pixels and in particular, of the liquid crystal device, which is about 100 microseconds. Note that pixels Hj are not necessarily static and indeed at this point a dynamic type pixel approach might be preferable. - The discussion that follows deals with examples of the system shown in FIGS. 6A and 6B (but the circuits are not limited to such a display), and elements shown in those figures will have the reference numeral from FIGS. 6A and 6B in parenthesis. The discussion applies equally to display devices and/or spatial light modulators. That is, all pixel mirrors or pixel electrodes should be considered as elements for driving display devices such as liquid crystal displays, electro-luminescent displays, deformable mirror displays, or as driving elements of spatial light modulators, or for any other pixel type display.
- FIG. 7A shows a first embodiment of a frame-buffer style of pixel display which uses a CMOS version of a double inverter circuit761 (corresponding to buffer
circuit 525 in FIG. 6B) for signal storage and regeneration. This version is binary, because it uses inverters that can only reasonably be expected to drive to 0 V or Vdd (often 5V). It is also a dynamic pixel system, because it requires a periodic refresh to maintain data which is capacitively stored. Note that FIG. 7A includes dashed lines which represent an alternative version ofdouble inverter circuit 761, which will be discussed with reference to FIG. 7B. The dashed lines are not considered part ofcircuit 761 in FIG. 7A, but are included for reference purposes. - Referring first to FIG. 7A,
double inverter circuit 761 operates as follows. A global clock (not shown) provides a global clock signal online 765 to atransistor 766. When the global clock signal online 765 is inactive, it isolatesinput 767 ofinverter 769 fromoutput 771 ofinverter 776. A frame of new data on data wires 778 (note thatdata wire 778 corresponds toline 538 in FIG. 6B and also note that there is only onewire 778 perpixel circuit 761 which is why only one is shown in FIG. 7A and hence only a pixel datum would be present on each such wire 778) is loaded intoinverters 776 viatransistor 781 andinput 782 ofinverter 776 of the pixel displaying a row-at-a-time scheme similar to that discussed in FIGS. 1B and IC. Asingle gate wire 779 is activated which sets a row ofinverters 776 to the new data value. Whengate wires 779 are deactivated, the data is stored on the input capacitance ofinput 782 ofinverter 776. - Rows of pixels are sequentially addressed in the above manner until all the pixels of the display have new data on their
inverters 776. The global clock is then activated, causingtransistor 766 to allow the transfer of data fromoutput 771 ofinverter 776 to input 767 ofinverter 769. This, in turn, transfers the data tooutput 783 ofinverter 769 which is connected to pixel electrode 718 (which corresponds toelectrodes 529 in FIG. 6B). Then, the global clock signal online 765 is deactivated and the pixel datum is safely stored oninput 767 ofinverter 769. A next frame of data is loaded ontoinverters 776 viadata wires 778 and.transistors 781. - Pixel mirror/
electrode mirror 718 supplies liquid crystal (not shown) of the display with charge throughout the switching process of the liquid crystal at each pixel. This is advantageous because it leads to faster switching and more complete switching. This is especially in high spontaneous polarization, materials. - It should be noted that
circuit 761 usessingle transistors inverters - FIG. 7B shows a second embodiment of a frame-buffer style of pixel display which uses a CMOS version of a double inverter circuit791 with additional transistors for signal storage and regeneration. This version is also binary, because it uses inverters that can only reasonably be expected to drive to 0 V or Vdd (often 5V). It too is a dynamic pixel system, because it requires a periodic refresh to maintain data which is capacitively stored.
- Referring to FIG. 7B, double inverter circuit791 operates in a manner similar to FIG. 7A. Namely, a global, clock (not shown) provides a global clock signal on
line 765 totransistor 766. A secondinverted transistor 766′, however, receives a logically reversed global clock signal online 765′ (i.e., the logical inverse of the clock signal on line 765). When the global clock signal onlines input 767 ofinverter 769 fromoutput 771 ofinverter 776. A frame of new data ondata wire 778 is loaded intoinverters 776 viatransistors gate wires inverter 776 of the pixel circuit display a row-at-a-time scheme.Gate wires inverters 776 to the new data value. Whengate wires input 782 ofinverter 776. - Pixels are sequentially addressed by rows in the above manner until all the pixels of the display have new data on their
inverters 776. The global clock is then activated, causingtransistors output 771 ofinverter 776 to input 767 ofinverter 769. This in turn, transfers the data tooutput 783 ofinverter 769 which is connected topixel electrode 718. Then, the global clock signal online 765 and the inverse clock signal online 765′ is deactivated and the pixel datum is safely stored oninput 767 ofinverter 769. A next frame of data is loaded ontoinverters 776 viadata wires 778 andtransistors - The above embodiment shown in FIG. 7B has the advantage of avoiding possible threshold drop, but requires more area per pixel than that of FIG. 7A. The next embodiment shown in FIG. 8 is even more compact than the embodiment of FIG. 7A.
- FIG. 8 shows a single
inverter pixel circuit 801. Pixel mirror/electrode 718,inverter 769,gate wire 779, and other elements are given the same reference numbers as those provided in FIGS. 7A and 7B where possible. Note thatinverter 776 in those figures has been replaced by acapacitor 805 which stores data while the array is being addressed. This is the same approach as that described above with respect to FIG. 7A and 7B. However,circuit 801 does not have a buffer to driveinput 767 ofinverter 769. Consequently,capacitor 805 should be as large as possible. The only disadvantages in makingcapacitor 805 as large as possible is the area on the chip it uses.Capacitor 805 does not slow down the operation ofcircuit 801, because, typically the capacitance ofdata wire 778 is so large relatively speaking as to render the capacitance of capacitor 805 (the pixel capacitance) insignificant from the point of view of drive load. The capacitance ofcapacitor 805 depend on a variety of parameters ofcircuit 801 such as the desired frequency of frame-write (or refresh) operations, the rate of charge leakage from pixel capacitor 805 (e.g., possible optically induced leakage), the threshold voltages of the transistors incircuit 801, and the amount of area for each pixel that can be devoted tocapacitor 805. - Referring to FIG. 8,
circuit 801 operates in a manner analogous to thedouble inverter circuits 761 and 791 as will be explained. As above, global clock (not shown) provides a global clock signal online 765 to atransistor 766. When the global clock signal online 765 is inactive, it isolatesinput 767 ofinverter 769 fromoutput 783 ofinverter 769. A frame of new data ondata wires 778 is stored oncapacitors 805 viatransistors 781 of the pixel in a row-at-a-time scheme similar to that discussed above.Single gate wire 779 is activated which charges a row ofcapacitors 805 to the new data value. - Rows of pixels are sequentially addressed in the above manner until all the pixels of the display have new data stored on their
capacitors 805. The global clock is then activated, causingtransistors 766 to allow the transfer of voltage and hence an entire frame of data is transferred fromcapacitor 805 to input 767 ofinverter 769. This in turn, transfers the data tooutput 783 ofinverter 769 which is connected to pixel electrode 718 a frame at a time. Then, the global clock signal online 765 is deactivated and the pixel data is safely stored oninput 767 ofinverters 769 while the next frame ofdata charges capacitors 805 viadata wires 778 andtransistors 781. The data which appears atpixel mirror 718 is of the opposite polarity from the data ondata wires 778. - The above discussed circuits were pixel circuits designs which drive the
pixel electrodes 718 to binary values. The discussion that follows deals with circuits that drivepixel electrodes 718 to analog voltages. - FIG. 9A shows an analog frame-
buffer pixel circuit 901 according to another embodiment of the invention. Note that the process of integrating subframes is not required for an analog pixel circuit since by definition an analog circuit can output grey-scale type images. However, as previously discussed, if an observer sees three separate grey scale images of red, green and blue in series (rather than simultaneously), he or she will integrate those images together (provided they appear, at high enough rates such that the integration occurs. This occurs typically at frame rates beginning at approximately 180 Hz (3 times 60 Hz) in a pattern of RGBRGE . . . which represents changing a liquid crystal color filter from red (R) to green (G) to blue (blue) or rotating a color wheel or sequential activation of Red, Green, and Blue light sources such as light emitting diodes. In any case, the pixel circuits represented in FIGS. 9A and 9B provide the capability of switching frames of analog data an entire frame at a time by capturing an entire frame at a time before displaying that frame. This makes it possible to precisely synchronize switching from an R frame to a G frame to a B frame rather than trying to synchronize the row-by-row updating of the prior art displays or spatial light modulators. - Furthermore, these pixel circuits will facilitate the rapid display of multiple Red, Green, and Blue within the duration of a single image, which can provide a variety of additional benefits. For instance, in the example above, one Red, one Green, and one Blue subframe are used to form a single color image which, in this example, lasts for one sixtieth of a second. It is advantageous to intersperse more subframes into the time allotted for the single color image. For example, six analog subframes could be used (instead of three) within the {fraction (1/60)} second time period and they could be presented in the order RGBRGB, or nine analog subframes RGBRGBRGB, or twelve analog subframes RGBRGBRGBRGB, ETC . . . This process can be extended by repeatedly displaying groups of RGB's within the duration of time that a single color image would be displayed to achieve visually smooth motion (i.e., {fraction (1/60)} second). In this approach, all of the Red subframes could be identical, all of the Green subframes could be identical, and all of the Blue subframes could be identical. The above discussion applies to any order of displaying Red, Green, and Blue subframes and they need not be displayed as Red followed by Green followed by Blue.
- In this approach, the rates that these subframes are displayed is above that of ordinary display rates. The advantages of interspersing more subframes through the time allotted for a single color image are a reduction in image flicker and a reduction in color breakup effects in moving images. The term “color breakup” refers to a phenomenon in which the human visual system perceives color fringes around the edges of moving objects. It has also been observed that interspersing the Red, Green and Blue is much more effective in reducing image flicker and color breakup as opposed to displaying groups of Red subframes followed by groups of Green subframe and Groups of Blue subframes. Again, the pixel circuits discussed above and below provide hardware capable of achieving such high display rates.
-
Pixel mirror 718 is driven to the data voltage level through pull-up and pull-down transistors which are clocked as will now be explained.Circuit 901 will be described with the premise that a previous image is already capacitively stored on pixel mirrors 718. Again, rows of the display are sequentially addressed by activatinggate lines line 779 goes high andline 779′ goes low).Data wires 778 then charge thecapacitive input 905 which is the gate ofvoltage limiting MOSFET 909 to the analog voltage on those data wires 778.′ This is done for each row of the display. - Pixel mirrors718 are simultaneously reset (set to zero volts) by a HIGH on global pull-
down line 915 by pull-down transistor 917. This global pull-down line 915 can be maintained on HIGH for enough time to switch certain liquid crystal materials if, for example, they have a high spontaneous polarization. Examples of such a liquid crystal material is BDH. 764E which requires approximately 30 microseconds to fully switch. As it switches, the reorientation of the molecular electric dipoles partially neutralizes the charge on the pixel electrode. It is advantageous if the pixel electrode charge can be replenished through the time the liquid crystal is switching, so that the charge neutralization does not cause a perturbation of the voltage on the electrode, and a corresponding perturbation of the desired “off” state. Another example of a liquid crystal with a permanent dipole is the chiral smectic distorted helix ferroelectric materials made by Hoffman LaRoche. Its characteristic switching time is approximately 200 microseconds. All of the pixel mirrors 718 are then simultaneously set to their new analog voltages by the activation of pull-uptransistors 927, i.e., by setting global pull-upline 925 LOW. - The above happens as follows. Current flows from
Vdd line 931 through pull-uptransistor 927 which is switched fully “on” and throughvoltage limiting transistor 909 topixel mirror 718. It must be noted here that MOSFETS undergo a phenomenon called “pinch-off” which limits the voltage signal which can be passed by an “on” transistor. Hence, the voltage that can be passed is limited to the voltage on gate 905 (Vgate) minus the threshold voltage (Vth) oftransistors 909.Pixel mirror 718 therefore charges up to Vgate−Vth, thereby allowing the previously set gate voltage to control thevoltage pixel mirror 718 charges up to. - In a standard CMOS process, the n-transistor threshold is a positive quantity and so
pixel mirror 718 cannot be charged up completely to the supply voltage Vdd. - FIG. 9B shows a schematic of an analog frame-
buffer pixel circuit 951 that uses only n-FETs and requires one less transistor and two fewer addressing wires per pixel. Hence, this design is more compact than that shown in FIG. 9A. Using only n-channel transistors removes the need for an n-well at each pixel as well as a power supply rail to clamp the well voltage. However, this design does have another threshold voltage drop. Again, identical reference numbers are used for those elements of circuit 901 (FIG. 9A) which are common tocircuit 951. - Referring to FIG. 9B,
pass gate single gate 781. Also, p-type pull-uptransistor 927 has been replaced by an n-type transistor 967. Here, data voltage is transmitted directly tovoltage limiting MOSFET 909 through only n-type transistor 781. Hence, the maximum voltage that can be transmitted togate 905 is Vgate−Vth where Vgate and Vth are the same as defined above. This in turn means that the maximum voltage which can be transmitted throughvoltage limiting transistor 909 is Vdd−2Vth. It is possible to arrange for the transistors incircuit 951 to have a low (perhaps a few tenths of a volt) threshold voltage Vth by including an extra mask so that selected transistors are processed to have a different (here lower) threshold. - Other more complex implementations of pixel circuits can be made in view of the above discussion. One such complex implementation involves extending any of the previously described circuits to have more than one storage location at each pixel. This can be done by having more than one data wire going to each pixel, and simultaneously clocking data onto more than one storage location under the control of a single gate wire. Alternatively, each pixel can have a single data wire and more than one gate wire to control which storage location the data present on the data wire is clocked onto. The formatting of the input data would determine which approach is preferable.
- A multiple storage location pixel also requires a mechanism for determining which storage location is used to control the pixel electrode at a given time. This might require extra transistors and control wires at each pixel, thereby increasing its complexity and physical size. This type of complex pixel may be advantageous for switching rapidly between images such as Red, Green and Blue images as described above or for performing data reformatting such as parallel to serial conversion if data arrives on several wires to the pixel, but is read out in serial.
- A schematic of a two storage location version of the analog frame buffer pixel shown in FIG. 9A is shown in FIG. 10. This schematic is a multiple storage location frame buffer pixel with two storage locations and is based on the pixel circuit in FIG. 9A.
- The circuit in FIG. 10 operates the same as described for FIG. 9A except that data is simultaneously presented on both
data wires transistors transistor 927 pull-uptransistor 927′ is activated during the driving sequence, thereby selecting which storage location controls the pixel voltage. - FIG. 11 shows one such more
complex pixel circuit 1001 according to yet another embodiment of the invention. Here, several bits of digital data can be stored at each pixel and converted locally to an analog signal for driving mirror/electrode 718.Circuit 1001 includes adata latch 1005 which is a n-bit data latch coupled to one ormore data wires 778 under the control ofgate wire 779. Once the data is loaded ontodata latch 1005,switch 1009 is activated withglobal clock signal 765 and the data bits are simultaneously transferred to the digital-to-analog converter PAC) 1014 which drivespixel mirror electrode 718 to the desired voltage. This approach could easily be extended to incorporate automatic dc balancing circuitry such as the XOR circuit discussed with respect to the SRAM pixel. - The approach of FIG. 11 requires a larger number of transistors for
circuit 1001 than the circuits discussed above. For that reason, it would be unlikely thatcircuit 1001 would be preferable for most displays, because often it is desirable to put as many pixels as possible in given area of silicon. However,circuit 1001 and other complex circuits may be advantageous for specialized applications such as optical wavefront correction where it is typically not as important to have a large number of pixels, but instead it is more important to accurately control their optical state.
Claims (46)
1. A device, comprising:
a substrate having a first surface;
a plurality of driving electrodes arranged on said first surface of the substrate; and
a plurality of means arranged on said substrate and respectively coupled to said plurality of driving electrodes, for receiving and storing image data and for driving said plurality of driving electrodes a frame at a time synchronous with a switching-signal.
2. The device as claimed in claim 1 , wherein each of said plurality of means comprises:
a first switch coupled to a gate signal and a data line for receiving a pixel datum of said image data and outputting said pixel datum in accordance with said gate signal;
a first inverter coupled to said first switch for receiving said pixel datum;
a second switch coupled to a clock signal and said first inverter; and
a second inverter coupled to said switch and to a respective one of said plurality of driving electrodes, wherein said pixel datum is transmitted from said first inverter to said second inverter synchronous with said clock signal, and outputs said pixel datum to said respective one of the plurality of driving electrodes.
3. The device as claimed in claim 1 , further comprising a liquid crystal layer arranged on said first surface.
4. The display device as claimed in claim 3 , further comprising a window arranged on said liquid crystal layer, wherein said plurality of means comprises a plurality of storage elements capable of approximately simultaneously outputting said image data to said driving electrodes which drive said liquid crystal layer to yield an image.
5. The display device as claimed in claim 2 , wherein said first switch comprises a first transistor and said second switch comprises a second transistor.
6. The display device as claimed in chain 5, wherein said first and second transistors are FETs.
7. The display device as claimed in claim 2 , wherein said first switch comprises a first pair of FETs and said second switch comprises a second pair of FET5.
8. The device as claimed in claim 2 , further comprising a liquid crystal layer arranged on said first surface.
9. The device as claimed in claim 1 , wherein each of said plurality of means comprises a first switch coupled to a gate signal and a data line for receiving a pixel of datum of said data and outputting said pixel datum in accordance with said gate signal.
10. The device as claimed in claim 9 , wherein each of said plurality of means further comprises a first inverter coupled to said first switch for receiving said pixel datum.
11. The device as claimed in claim 10 , wherein each of said plurality of means further comprises a second switch coupled to a clock signal and said first inverter.
12. The device as claimed in claim 11 , wherein each said plurality of means further comprises a second inverter which receives and outputs said pixel datum to a respective one of the plurality of driving electrodes.
13. The device as claimed in claim 1 , wherein each of said plurality of means comprises:
a first switch coupled to a gate signal and a data line for receiving a pixel datum of said data and outputting said pixel datum in accordance with said gate signal;
a capacitance means coupled to said first switch for receiving and storing said pixel datum;
a second switch coupled to a clock signal and said capacitance means; and
an inverter coupled to said switch and to a respective one of said plurality of driving electrodes, wherein said pixel data is transmitted from said capacitor means to said inverter synchronous with said clock signal, and which outputs said pixel data to said respective one of the plurality of driving electrodes.
14. The device as claimed in claim 13 , wherein said capacitance means comprises a capacitor.
15. The device as claimed in claim 13 , further comprising a liquid crystal layer arranged on said first surface.
16. The device as claimed in claim 1 , further comprising a first switch coupled to a gate signal and a data line for receiving a pixel datum of said data and outputting said pixel datum in accordance with said gate signal.
17. The device as claimed in claim 16 , further comprising capacitance means coupled to said first switch for receiving and storing said pixel datum.
18. The device as claimed in claim 17 , further comprising a second search coupled to a clock signal and said capacitance means.
19. The device as claimed in claim 18 , further comprising a second switch coupled to a clock signal and said capacitance means.
20. The device as claimed in claim 19 , further comprising an inverter which receives and outputs a pixel datum to said respective one of the plurality of driving electrodes.
21. The device as claimed in claim 1 , wherein said plurality of means receives image data comprising a series of subframes.
22. The device as claimed in claim 21 , wherein said plurality of means receives image data comprising a series of color subframes to be displayed in series at sufficiently high frame rates to produce color integration of images to an observer.
23. The device as-claimed in claim 21 , wherein said plurality of means receives image data comprising a series of binary subframes to be displayed in series at sufficiently high frame rates to produce grey-scale integration of images to an observer.
24. The device as claimed in claim 1 , wherein said substrate comprises a spatial light modulator which is driven by said plurality of driving electrodes.
25. The device as claimed in claim 1 , further comprising a liquid crystal layer arranged on said first surface which is driven by said plurality of driving electrodes.
26. A device, comprising:
a substrate having a first surface;
a plurality of driving electrodes arranged on said first surface of the substrate; and
a plurality of circuits arranged on said substrate and respectively coupled to said plurality of driving electrodes, for receiving and storing image data and driving said plurality of driving electrodes a frame at a time synchronous with a switching signal.
27. The device as claimed in claim 26 , wherein each of said plurality of circuits comprises:
a first switch coupled to a gate signal and a data line for receiving a pixel datum of said image data and outputting said pixel datum in accordance with said gate signal;
a first inverter coupled to said first switch for receiving said pixel datum;
a second switch coupled to a clock signal and said first inverter; and
a second inverter coupled to said switch and to a respective one of said plurality of driving electrodes, wherein said pixel datum is transmitted from said first inverter to said second inverter synchronous with said clock signal, and outputs said pixel datum to said respective one of the plurality of driving electrodes.
28. A method for displaying a color image on a display unit with a plurality of pixels, comprising the steps of:
receiving a Red frame, a Green frame, and a Blue frame comprising the color image to be displayed within a first time period corresponding to a first frame display rate; and
repeatedly and interspersedly displaying said Red frame, said Green frame and said Blue frame within the first time period at a higher rate than said first frame display rate.
29. The method for displaying a color image as claimed in claim 28 , wherein said repeatedly and interspersedly displaying step comprises interspersedly displaying said Red frame, said Green frame and said Blue frame two times each, within said first time period.
30. The method for displaying a color image as claimed in claim 28 , wherein said repeatedly and interspersedly displaying step comprises interspersedly displaying said Red frame, said Green frame and said Blue frame three times each, within said first time period.
31. The method for displaying a color image as claimed in claim 28 , wherein said repeatedly and interspersedly displaying step comprises interspersedly displaying said Red frame, said Green frame and said Blue frame N times each, within said first time period, where N is an integer which is greater than or equal to two.
32. The method for displaying a color image as claimed in claim 28 , wherein said receiving step comprises receiving the Red frame, Green frame, and Blue frame comprising the color image to be displayed within a first time period which is less than or equal to about {fraction (1/30)} of a second.
33. The method for displaying a color image as claimed in claim 28 , further comprising repeating said receiving step followed by said repeatedly displaying step for a subsequent color image.
34. The method for displaying a color image as claimed in claim 28 , further comprising repeating said receiving step followed by said repeatedly displaying step for each color image within a series of subsequent color images.
35. The method for displaying a color image as claimed in claim 28 , wherein said repeatedly and interspersedly displaying step comprises repeatedly and interspersedly displaying said Red frame, said Green frame, and said Blue frame in any order.
36. The device as claimed in claim 21 , wherein said plurality of means receives image data comprising a series of analog color subframes.
37. The device as claimed in claim 22 , wherein said plurality of means receives image data comprising a series of binary color subframes.
38. The device as claimed in claim 9 , wherein said pixel datum comprises an analog quantity.
39. The device as claimed in claim 10 , wherein said first inverter comprises a voltage limiting transistor and said pixel datum comprises an analog quantity.
40. A device, comprising:
a substrate having a first surface;
a plurality of driving electrodes arranged on said first surface of the substrate; and
a plurality of circuits arranged on said substrate and respectively coupled to said plurality of driving electrodes for receiving and storing data, wherein each of said plurality of circuits comprises at least two storage means for receiving and storing data for a respective one of said plurality of driving electrodes, said plurality of circuits driving said plurality of driving electrodes synchronous with a switching signal.
41. The device as claimed in claim 40 , wherein each of said plurality of circuits comprises at least three storage means for receiving and storing data for a respective one of said plurality of driving electrodes.
42. The device as claimed in claim 40 , wherein said data comprise analog image data.
43. The device as claimed in claim 40 , wherein said data comprise binary image data.
44. The device as claimed in claim 42 , wherein said analog image data comprises analog color image data.
45. The device as claimed in claim 42 , wherein said binary image data comprises analog color image data.
46. The device as claimed in claim 41 , wherein said image data comprises color image data and each of said three storage means stores a respective Red datum, Green datum and Blue datum.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/244,379 US20030090478A1 (en) | 1995-07-20 | 2002-09-17 | Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/505,654 US5767828A (en) | 1995-07-20 | 1995-07-20 | Method and apparatus for displaying grey-scale or color images from binary images |
US09/119,976 US6452589B1 (en) | 1995-07-20 | 1998-07-21 | Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images |
US10/244,379 US20030090478A1 (en) | 1995-07-20 | 2002-09-17 | Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/119,976 Continuation US6452589B1 (en) | 1995-07-20 | 1998-07-21 | Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030090478A1 true US20030090478A1 (en) | 2003-05-15 |
Family
ID=24011245
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/505,654 Expired - Lifetime US5767828A (en) | 1995-07-20 | 1995-07-20 | Method and apparatus for displaying grey-scale or color images from binary images |
US08/949,692 Expired - Lifetime US6243072B1 (en) | 1995-07-20 | 1997-10-15 | Method or apparatus for displaying greyscale or color images from binary images |
US10/244,379 Abandoned US20030090478A1 (en) | 1995-07-20 | 2002-09-17 | Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/505,654 Expired - Lifetime US5767828A (en) | 1995-07-20 | 1995-07-20 | Method and apparatus for displaying grey-scale or color images from binary images |
US08/949,692 Expired - Lifetime US6243072B1 (en) | 1995-07-20 | 1997-10-15 | Method or apparatus for displaying greyscale or color images from binary images |
Country Status (1)
Country | Link |
---|---|
US (3) | US5767828A (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040212556A1 (en) * | 2002-07-25 | 2004-10-28 | Sanyo Electric Co., Ltd. | Display device |
US7071908B2 (en) | 2003-05-20 | 2006-07-04 | Kagutech, Ltd. | Digital backplane |
US20070164961A1 (en) * | 2000-08-18 | 2007-07-19 | Semiconductor Energy Laboratory Co., Ltd. | Liquid Crystal Display Device, Method of Driving the Same, and Method of Driving a Portable Information Device Having the Liquid Crystal Display Device |
US20080001539A1 (en) * | 1999-10-26 | 2008-01-03 | Semiconductor Energy Laboratory Co., Ltd. | Electro-optical device |
US20080024399A1 (en) * | 2000-08-23 | 2008-01-31 | Semiconductor Energy Laboratory Co., Ltd. | Portable information apparatus and method of driving the same |
US20120113080A1 (en) * | 2010-11-04 | 2012-05-10 | Scanvue Technologies, Llc | Thin-Film Transistor Liquid-Crystal Display with Variable Frame Frequency |
US9443485B2 (en) | 2010-11-04 | 2016-09-13 | Apple Inc. | Thin-film transistor liquid-crystal display with variable frame frequency |
US11536950B2 (en) * | 2017-12-29 | 2022-12-27 | Texas Instruments Incorporated | Capacitive-based determination of micromirror status |
WO2023114979A1 (en) * | 2021-12-16 | 2023-06-22 | Ohio State Innovation Foundation | Pixel circuits for liquid crystal on silicon phase modulator |
Families Citing this family (91)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6535187B1 (en) * | 1998-04-21 | 2003-03-18 | Lawson A. Wood | Method for using a spatial light modulator |
US20010054989A1 (en) * | 1993-10-22 | 2001-12-27 | Matthew Zavracky | Color sequential display panels |
EP0654765B1 (en) * | 1993-11-23 | 2002-10-09 | Hewlett-Packard Company, A Delaware Corporation | Ink rendering |
US5642129A (en) * | 1994-03-23 | 1997-06-24 | Kopin Corporation | Color sequential display panels |
US5757348A (en) * | 1994-12-22 | 1998-05-26 | Displaytech, Inc. | Active matrix liquid crystal image generator with hybrid writing scheme |
US5748164A (en) * | 1994-12-22 | 1998-05-05 | Displaytech, Inc. | Active matrix liquid crystal image generator |
US7253794B2 (en) * | 1995-01-31 | 2007-08-07 | Acacia Patent Acquisition Corporation | Display apparatus and method |
WO1996031865A1 (en) * | 1995-04-07 | 1996-10-10 | Fujitsu General Limited | Method of driving display device and its circuit |
US5767828A (en) * | 1995-07-20 | 1998-06-16 | The Regents Of The University Of Colorado | Method and apparatus for displaying grey-scale or color images from binary images |
KR100229072B1 (en) * | 1996-07-02 | 1999-11-01 | 구자홍 | Gray data implementing circuit and its method in the sub-frame driving method |
KR100234034B1 (en) * | 1996-10-01 | 1999-12-15 | 구자홍 | Ac plasma display panel driving method |
JP3712802B2 (en) * | 1996-10-29 | 2005-11-02 | 富士通株式会社 | Halftone display method and display device |
US6486862B1 (en) | 1996-10-31 | 2002-11-26 | Kopin Corporation | Card reader display system |
US6559825B2 (en) | 1996-10-31 | 2003-05-06 | Kopin Corporation | Display system for wireless pager |
US6094187A (en) * | 1996-12-16 | 2000-07-25 | Sharp Kabushiki Kaisha | Light modulating devices having grey scale levels using multiple state selection in combination with temporal and/or spatial dithering |
US6909419B2 (en) * | 1997-10-31 | 2005-06-21 | Kopin Corporation | Portable microdisplay system |
US6552704B2 (en) | 1997-10-31 | 2003-04-22 | Kopin Corporation | Color display with thin gap liquid crystal |
DE19852842C1 (en) * | 1998-11-17 | 2000-09-07 | Mannesmann Vdo Ag | Display unit intended for a motor vehicle |
JP4250799B2 (en) * | 1999-03-24 | 2009-04-08 | 三菱電機株式会社 | Display device |
US6275277B1 (en) | 1999-05-17 | 2001-08-14 | Colorado Microdisplay, Inc. | Micro liquid crystal displays having a circular cover glass and a viewing area free of spacers |
US6803885B1 (en) | 1999-06-21 | 2004-10-12 | Silicon Display Incorporated | Method and system for displaying information using a transportable display chip |
US6980183B1 (en) * | 1999-07-30 | 2005-12-27 | Intel Corporation | Liquid crystal over semiconductor display with on-chip storage |
US7161562B1 (en) * | 1999-09-22 | 2007-01-09 | Production Resource Group, L.L.C. | Multilayer control of gobo shape |
US9894251B2 (en) | 1999-09-22 | 2018-02-13 | Production Resource Group, L.L.C | Multilayer control of gobo shape |
US6999057B2 (en) * | 2000-02-22 | 2006-02-14 | Kopin Corporation | Timing of fields of video |
JP2001308710A (en) * | 2000-04-21 | 2001-11-02 | Sony Corp | Modulation circuit, and picture display device and modulation method using the same |
US6388661B1 (en) | 2000-05-03 | 2002-05-14 | Reflectivity, Inc. | Monochrome and color digital display systems and methods |
US6507156B2 (en) * | 2000-05-16 | 2003-01-14 | Planar Systems, Inc. | Display |
CN1941920A (en) * | 2000-06-07 | 2007-04-04 | 格诺色彩技术有限公司 | Device, system and method for electronic true color display |
JP4655341B2 (en) * | 2000-07-10 | 2011-03-23 | 日本電気株式会社 | Display device |
JP4014831B2 (en) * | 2000-09-04 | 2007-11-28 | 株式会社半導体エネルギー研究所 | EL display device and driving method thereof |
US6690499B1 (en) * | 2000-11-22 | 2004-02-10 | Displaytech, Inc. | Multi-state light modulator with non-zero response time and linear gray scale |
JP4365105B2 (en) * | 2001-05-23 | 2009-11-18 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Dithering method and dithering apparatus |
JP2003114646A (en) * | 2001-08-03 | 2003-04-18 | Semiconductor Energy Lab Co Ltd | Display device and its driving method |
US7064740B2 (en) | 2001-11-09 | 2006-06-20 | Sharp Laboratories Of America, Inc. | Backlit display with improved dynamic range |
WO2003046871A1 (en) * | 2001-11-21 | 2003-06-05 | Silicon Display Incorporated | Method and system for driving a pixel with single pulse chains |
FR2832843A1 (en) | 2001-11-29 | 2003-05-30 | Thomson Licensing Sa | Method for improvement of the light yield of matrix-type displays that are controlled using pulse width modulation, such as LCOS and LCD displays, is based on adjustment of pixel time-shifts and color values |
TWI286231B (en) * | 2002-01-24 | 2007-09-01 | Chi Mei Optoelectronics Corp | Method of fabricating liquid crystal on silicon display panel |
US7268932B2 (en) * | 2003-11-01 | 2007-09-11 | Silicon Quest Kabushiki Kaisha | Micromirrors with lower driving voltages |
US7869115B2 (en) * | 2003-11-01 | 2011-01-11 | Silicon Quest Kabushiki-Kaisha | Display apparatus using pulsed light source |
US7545553B2 (en) * | 2006-08-30 | 2009-06-09 | Silicon Quest Kabushiki-Kaisha | Display control system for spatial light modulators |
US20090174810A1 (en) * | 2003-11-01 | 2009-07-09 | Taro Endo | Video display system |
US8493298B2 (en) * | 2003-11-01 | 2013-07-23 | Silicon Quest Kabushiki-Kaisha | Video display system |
US8270061B2 (en) * | 2003-11-01 | 2012-09-18 | Silicon Quest Kabushiki-Kaisha | Display apparatus using pulsed light source |
US8282221B2 (en) * | 2003-11-01 | 2012-10-09 | Silicon Quest Kabushiki Kaisha | Projection apparatus using variable light source |
US8350790B2 (en) * | 2003-11-01 | 2013-01-08 | Silicon Quest Kabushiki-Kaisha | Video display system |
US7969640B2 (en) * | 2003-11-01 | 2011-06-28 | Silicon Quest Kabushiki-Kaisha | Color display system |
US7817330B2 (en) * | 2003-11-01 | 2010-10-19 | Silicon Quest Kabushiki-Kaisha | Projection apparatus with adjustable light source |
US7948505B2 (en) * | 2003-11-01 | 2011-05-24 | Silicon Quest Kabushiki-Kaisha | Method for reducing temporal artifacts in digital video systems |
US20080007576A1 (en) * | 2003-11-01 | 2008-01-10 | Fusao Ishii | Image display device with gray scales controlled by oscillating and positioning states |
US7623105B2 (en) * | 2003-11-21 | 2009-11-24 | Sharp Laboratories Of America, Inc. | Liquid crystal display with adaptive color |
US7602369B2 (en) * | 2004-05-04 | 2009-10-13 | Sharp Laboratories Of America, Inc. | Liquid crystal display with colored backlight |
US7505018B2 (en) * | 2004-05-04 | 2009-03-17 | Sharp Laboratories Of America, Inc. | Liquid crystal display with reduced black level insertion |
US7777714B2 (en) | 2004-05-04 | 2010-08-17 | Sharp Laboratories Of America, Inc. | Liquid crystal display with adaptive width |
US8395577B2 (en) | 2004-05-04 | 2013-03-12 | Sharp Laboratories Of America, Inc. | Liquid crystal display with illumination control |
US7872631B2 (en) | 2004-05-04 | 2011-01-18 | Sharp Laboratories Of America, Inc. | Liquid crystal display with temporal black point |
US8194009B2 (en) * | 2004-05-21 | 2012-06-05 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and driving method thereof |
US7499065B2 (en) * | 2004-06-11 | 2009-03-03 | Texas Instruments Incorporated | Asymmetrical switching delay compensation in display systems |
US7898519B2 (en) | 2005-02-17 | 2011-03-01 | Sharp Laboratories Of America, Inc. | Method for overdriving a backlit display |
US8050512B2 (en) * | 2004-11-16 | 2011-11-01 | Sharp Laboratories Of America, Inc. | High dynamic range images from low dynamic range images |
US8050511B2 (en) | 2004-11-16 | 2011-11-01 | Sharp Laboratories Of America, Inc. | High dynamic range images from low dynamic range images |
US7502040B2 (en) * | 2004-12-06 | 2009-03-10 | Semiconductor Energy Laboratory Co., Ltd. | Display device, driving method thereof and electronic appliance |
US20060139265A1 (en) * | 2004-12-28 | 2006-06-29 | Semiconductor Energy Laboratory Co., Ltd. | Driving method of display device |
US20060158399A1 (en) | 2005-01-14 | 2006-07-20 | Semiconductor Energy Laboratory Co., Ltd. | Driving method of display device |
US7471300B2 (en) * | 2005-01-18 | 2008-12-30 | Intel Corporation | Progressive data delivery to spatial light modulators |
US8633919B2 (en) * | 2005-04-14 | 2014-01-21 | Semiconductor Energy Laboratory Co., Ltd. | Display device, driving method of the display device, and electronic device |
US7719526B2 (en) | 2005-04-14 | 2010-05-18 | Semiconductor Energy Laboratory Co., Ltd. | Display device, and driving method and electronic apparatus of the display device |
EP2264690A1 (en) | 2005-05-02 | 2010-12-22 | Semiconductor Energy Laboratory Co, Ltd. | Display device and gray scale driving method with subframes thereof |
US20070064007A1 (en) * | 2005-09-14 | 2007-03-22 | Childers Winthrop D | Image display system and method |
US20070064008A1 (en) * | 2005-09-14 | 2007-03-22 | Childers Winthrop D | Image display system and method |
US20070063996A1 (en) * | 2005-09-14 | 2007-03-22 | Childers Winthrop D | Image display system and method |
US7551154B2 (en) * | 2005-09-15 | 2009-06-23 | Hewlett-Packard Development Company, L.P. | Image display system and method |
KR101404582B1 (en) * | 2006-01-20 | 2014-06-09 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Driving method of display device |
US8121401B2 (en) | 2006-01-24 | 2012-02-21 | Sharp Labortories of America, Inc. | Method for reducing enhancement of artifacts and noise in image color enhancement |
US9143657B2 (en) | 2006-01-24 | 2015-09-22 | Sharp Laboratories Of America, Inc. | Color enhancement technique using skin color detection |
GB2436391B (en) * | 2006-03-23 | 2011-03-16 | Cambridge Display Tech Ltd | Image processing systems |
US7950862B2 (en) * | 2006-05-26 | 2011-05-31 | Youngtack Shim | Multicolor writing tools and methods |
US8064118B2 (en) * | 2006-07-27 | 2011-11-22 | Silicon Quest Kabushiki-Kaisha | Control system for micromirror device |
US8310173B2 (en) * | 2006-10-19 | 2012-11-13 | Sharp Kabushiki Kaisha | LED driving device, illuminating device, and display device |
US8941580B2 (en) | 2006-11-30 | 2015-01-27 | Sharp Laboratories Of America, Inc. | Liquid crystal display with area adaptive backlight |
US20080158437A1 (en) * | 2006-12-27 | 2008-07-03 | Kazuma Arai | Method for displaying digital image data and digital color display apparatus |
US20080246782A1 (en) * | 2007-03-02 | 2008-10-09 | Taro Endo | Color display system |
US20090179837A1 (en) * | 2007-03-02 | 2009-07-16 | Taro Endo | Display system comprising a mirror device with micromirrors controlled to operate in intermediate oscillating state |
US20080231936A1 (en) * | 2007-03-02 | 2008-09-25 | Taro Endo | Display system comprising a mirror device with micromirrors controlled to operate in intermediate oscillating state |
US20090147033A1 (en) * | 2007-12-06 | 2009-06-11 | Kazuma Arai | Color display system |
US20090147154A1 (en) * | 2007-12-06 | 2009-06-11 | Kazuma Arai | Color display system |
JP2010054989A (en) * | 2008-08-29 | 2010-03-11 | Mitsubishi Electric Corp | Gradation control method and display device |
JP2010091895A (en) * | 2008-10-10 | 2010-04-22 | Toppoly Optoelectronics Corp | Active matrix display device |
US8260084B2 (en) * | 2009-02-05 | 2012-09-04 | Seiko Epson Corporation | Binary image stitching based on grayscale approximation |
US20110261094A1 (en) * | 2010-01-28 | 2011-10-27 | Raman Research Institute | Method to display images on a display device using bit slice addressing technique |
US11810493B2 (en) | 2019-06-25 | 2023-11-07 | Sony Group Corporation | Display apparatus, method for controlling display apparatus, and projection system |
Citations (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US553484A (en) * | 1896-01-21 | Alfred e | ||
US4090219A (en) * | 1974-12-09 | 1978-05-16 | Hughes Aircraft Company | Liquid crystal sequential color display |
US4432610A (en) * | 1980-02-22 | 1984-02-21 | Tokyo Shibaura Denki Kabushiki Kaisha | Liquid crystal display device |
US4451825A (en) * | 1979-09-27 | 1984-05-29 | International Business Machine Corporation | Digital data display system |
US4769639A (en) * | 1985-09-25 | 1988-09-06 | Casio Computer Co., Ltd. | Liquid crystal drive circuit for driving a liquid crystal display element having scanning and signal electrodes arranged in matrix form |
US4808991A (en) * | 1986-01-13 | 1989-02-28 | Hitachi, Ltd. | Method and apparatus for liquid crystal display with intermediate tone |
US4843381A (en) * | 1986-02-26 | 1989-06-27 | Ovonic Imaging Systems, Inc. | Field sequential color liquid crystal display and method |
US4870396A (en) * | 1987-08-27 | 1989-09-26 | Hughes Aircraft Company | AC activated liquid crystal display cell employing dual switching devices |
US4921334A (en) * | 1988-07-18 | 1990-05-01 | General Electric Company | Matrix liquid crystal display with extended gray scale |
US5012228A (en) * | 1987-08-04 | 1991-04-30 | Nippon Telegraph And Telephone | Method of operation for an active matrix type display device |
US5023718A (en) * | 1987-07-14 | 1991-06-11 | Sony Corporation | Storing digital video signals |
US5068649A (en) * | 1988-10-14 | 1991-11-26 | Compaq Computer Corporation | Method and apparatus for displaying different shades of gray on a liquid crystal display |
US5077553A (en) * | 1988-01-19 | 1991-12-31 | Tektronix, Inc. | Apparatus for and methods of addressing data storage elements |
US5081450A (en) * | 1990-03-09 | 1992-01-14 | International Business Machines Corporation | Apparatus and method for compressing and expanding multibit digital pixel data |
US5093652A (en) * | 1987-12-04 | 1992-03-03 | Thorn Emi Plc | Display device |
US5122783A (en) * | 1989-04-10 | 1992-06-16 | Cirrus Logic, Inc. | System and method for blinking digitally-commanded pixels of a display screen to produce a palette of many colors |
US5122791A (en) * | 1986-09-20 | 1992-06-16 | Thorn Emi Plc | Display device incorporating brightness control and a method of operating such a display |
US5122784A (en) * | 1988-09-14 | 1992-06-16 | International Business Machines Corporation | Method and apparatus for color conversion |
US5126865A (en) * | 1990-12-31 | 1992-06-30 | Honeywell Inc. | Liquid crystal display with sub-pixels |
US5128782A (en) * | 1989-08-22 | 1992-07-07 | Wood Lawson A | Liquid crystal display unit which is back-lit with colored lights |
US5172108A (en) * | 1988-02-15 | 1992-12-15 | Nec Corporation | Multilevel image display method and system |
US5194974A (en) * | 1989-08-21 | 1993-03-16 | Sharp Kabushiki Kaisha | Non-flicker liquid crystal display with capacitive charge storage |
US5204659A (en) * | 1987-11-13 | 1993-04-20 | Honeywell Inc. | Apparatus and method for providing a gray scale in liquid crystal flat panel displays |
US5206629A (en) * | 1989-02-27 | 1993-04-27 | Texas Instruments Incorporated | Spatial light modulator and memory for digitized video display |
US5214420A (en) * | 1989-02-27 | 1993-05-25 | Texas Instruments Incorporated | Spatial light modulator projection system with random polarity light |
US5225823A (en) * | 1990-12-04 | 1993-07-06 | Harris Corporation | Field sequential liquid crystal display with memory integrated within the liquid crystal panel |
US5245450A (en) * | 1990-07-23 | 1993-09-14 | Hosiden Corporation | Liquid crystal display device with control capacitors for gray-scale |
US5278652A (en) * | 1991-04-01 | 1994-01-11 | Texas Instruments Incorporated | DMD architecture and timing for use in a pulse width modulated display system |
USH1320H (en) * | 1992-06-17 | 1994-06-07 | The United States Of America As Represented By The Secretary Of The Navy | Apparatus and method and means for producing a natural color display |
US5325106A (en) * | 1992-01-27 | 1994-06-28 | Northrop Corporation | Analog driver for scrollable spatial light modulator |
US5349366A (en) * | 1991-10-29 | 1994-09-20 | Semiconductor Energy Laboratory Co., Ltd. | Electro-optical device and process for fabricating the same and method of driving the same |
US5396261A (en) * | 1993-03-01 | 1995-03-07 | Wah-Iii Technology Corporation | Polysilicon gate bus with interspersed buffers for driving a row of pixels in an active matrix liquid crystal display |
US5459495A (en) * | 1992-05-14 | 1995-10-17 | In Focus Systems, Inc. | Gray level addressing for LCDs |
US5469190A (en) * | 1991-12-23 | 1995-11-21 | Apple Computer, Inc. | Apparatus for converting twenty-four bit color to fifteen bit color in a computer output display system |
US5471225A (en) * | 1993-04-28 | 1995-11-28 | Dell Usa, L.P. | Liquid crystal display with integrated frame buffer |
US5476146A (en) * | 1993-12-20 | 1995-12-19 | Brown; C. Coy | Fire fighting all terrain vehicle |
US5488387A (en) * | 1989-03-07 | 1996-01-30 | Sharp Kabushiki Kaisha | Method for driving display device |
US5506598A (en) * | 1992-01-21 | 1996-04-09 | Sharp Kabushiki Kaisha | Active matrix substrate and a method for driving the same |
US5506597A (en) * | 1989-02-27 | 1996-04-09 | Texas Instruments Incorporated | Apparatus and method for image projection |
US5521727A (en) * | 1992-12-24 | 1996-05-28 | Canon Kabushiki Kaisha | Method and apparatus for driving liquid crystal device whereby a single period of data signal is divided into plural pulses of varying pulse width and polarity |
US5528262A (en) * | 1993-01-21 | 1996-06-18 | Fakespace, Inc. | Method for line field-sequential color video display |
US5537128A (en) * | 1993-08-04 | 1996-07-16 | Cirrus Logic, Inc. | Shared memory for split-panel LCD display systems |
US5566010A (en) * | 1991-04-10 | 1996-10-15 | Sharp Kabushiki Kaisha | Liquid crystal display with several capacitors for holding information at each pixel |
US5581273A (en) * | 1993-06-28 | 1996-12-03 | Sharp Kabushiki Kaisha | Image display apparatus |
US5583534A (en) * | 1993-02-18 | 1996-12-10 | Canon Kabushiki Kaisha | Method and apparatus for driving liquid crystal display having memory effect |
US5627557A (en) * | 1992-08-20 | 1997-05-06 | Sharp Kabushiki Kaisha | Display apparatus |
US5666130A (en) * | 1994-08-10 | 1997-09-09 | Hughes Aircraft Company | Point addressable display assembly, method of operating same, and method of fabricating same |
US5777591A (en) * | 1993-05-06 | 1998-07-07 | Sharp Kabushiki Kaisha | Matrix display apparatus employing dual switching means and data signal line driving means |
US5790213A (en) * | 1994-09-08 | 1998-08-04 | Sharp Kabushiki Kaisha | Image display device having adjacent pixel overlapping circuit elements |
US5798746A (en) * | 1993-12-27 | 1998-08-25 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
US5844538A (en) * | 1993-12-28 | 1998-12-01 | Sharp Kabushiki Kaisha | Active matrix-type image display apparatus controlling writing of display data with respect to picture elements |
US5959598A (en) * | 1995-07-20 | 1999-09-28 | The Regents Of The University Of Colorado | Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2720607B2 (en) | 1990-03-02 | 1998-03-04 | 株式会社日立製作所 | Display device, gradation display method, and drive circuit |
JP3259253B2 (en) * | 1990-11-28 | 2002-02-25 | 富士通株式会社 | Gray scale driving method and gray scale driving apparatus for flat display device |
US5448314A (en) | 1994-01-07 | 1995-09-05 | Texas Instruments | Method and apparatus for sequential color imaging |
US5467146A (en) * | 1994-03-31 | 1995-11-14 | Texas Instruments Incorporated | Illumination control unit for display system with spatial light modulator |
JPH07287552A (en) * | 1994-04-18 | 1995-10-31 | Matsushita Electric Ind Co Ltd | Liquid crystal panel driving device |
GB2293906A (en) * | 1994-10-03 | 1996-04-10 | Sharp Kk | Liquid crystal display |
US5652600A (en) * | 1994-11-17 | 1997-07-29 | Planar Systems, Inc. | Time multiplexed gray scale approach |
US5757348A (en) * | 1994-12-22 | 1998-05-26 | Displaytech, Inc. | Active matrix liquid crystal image generator with hybrid writing scheme |
US5767828A (en) * | 1995-07-20 | 1998-06-16 | The Regents Of The University Of Colorado | Method and apparatus for displaying grey-scale or color images from binary images |
US5757351A (en) * | 1995-10-10 | 1998-05-26 | Off World Limited, Corp. | Electrode storage display addressing system and method |
-
1995
- 1995-07-20 US US08/505,654 patent/US5767828A/en not_active Expired - Lifetime
-
1997
- 1997-10-15 US US08/949,692 patent/US6243072B1/en not_active Expired - Lifetime
-
2002
- 2002-09-17 US US10/244,379 patent/US20030090478A1/en not_active Abandoned
Patent Citations (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US553484A (en) * | 1896-01-21 | Alfred e | ||
US4090219A (en) * | 1974-12-09 | 1978-05-16 | Hughes Aircraft Company | Liquid crystal sequential color display |
US4451825A (en) * | 1979-09-27 | 1984-05-29 | International Business Machine Corporation | Digital data display system |
US4432610A (en) * | 1980-02-22 | 1984-02-21 | Tokyo Shibaura Denki Kabushiki Kaisha | Liquid crystal display device |
US4769639A (en) * | 1985-09-25 | 1988-09-06 | Casio Computer Co., Ltd. | Liquid crystal drive circuit for driving a liquid crystal display element having scanning and signal electrodes arranged in matrix form |
US4808991A (en) * | 1986-01-13 | 1989-02-28 | Hitachi, Ltd. | Method and apparatus for liquid crystal display with intermediate tone |
US4843381A (en) * | 1986-02-26 | 1989-06-27 | Ovonic Imaging Systems, Inc. | Field sequential color liquid crystal display and method |
US5122791A (en) * | 1986-09-20 | 1992-06-16 | Thorn Emi Plc | Display device incorporating brightness control and a method of operating such a display |
US5023718A (en) * | 1987-07-14 | 1991-06-11 | Sony Corporation | Storing digital video signals |
US5012228A (en) * | 1987-08-04 | 1991-04-30 | Nippon Telegraph And Telephone | Method of operation for an active matrix type display device |
US4870396A (en) * | 1987-08-27 | 1989-09-26 | Hughes Aircraft Company | AC activated liquid crystal display cell employing dual switching devices |
US5204659A (en) * | 1987-11-13 | 1993-04-20 | Honeywell Inc. | Apparatus and method for providing a gray scale in liquid crystal flat panel displays |
US5093652A (en) * | 1987-12-04 | 1992-03-03 | Thorn Emi Plc | Display device |
US5077553A (en) * | 1988-01-19 | 1991-12-31 | Tektronix, Inc. | Apparatus for and methods of addressing data storage elements |
US5172108A (en) * | 1988-02-15 | 1992-12-15 | Nec Corporation | Multilevel image display method and system |
US4921334A (en) * | 1988-07-18 | 1990-05-01 | General Electric Company | Matrix liquid crystal display with extended gray scale |
US5122784A (en) * | 1988-09-14 | 1992-06-16 | International Business Machines Corporation | Method and apparatus for color conversion |
US5068649A (en) * | 1988-10-14 | 1991-11-26 | Compaq Computer Corporation | Method and apparatus for displaying different shades of gray on a liquid crystal display |
US5506597A (en) * | 1989-02-27 | 1996-04-09 | Texas Instruments Incorporated | Apparatus and method for image projection |
US5214420A (en) * | 1989-02-27 | 1993-05-25 | Texas Instruments Incorporated | Spatial light modulator projection system with random polarity light |
US5206629A (en) * | 1989-02-27 | 1993-04-27 | Texas Instruments Incorporated | Spatial light modulator and memory for digitized video display |
US5488387A (en) * | 1989-03-07 | 1996-01-30 | Sharp Kabushiki Kaisha | Method for driving display device |
US5313224A (en) * | 1989-04-10 | 1994-05-17 | Cirrus Logic, Inc. | Apparatus for shade gradation enhancement and flicker reduction in multishade displays |
US5185602A (en) * | 1989-04-10 | 1993-02-09 | Cirrus Logic, Inc. | Method and apparatus for producing perception of high quality grayscale shading on digitally commanded displays |
US5122783A (en) * | 1989-04-10 | 1992-06-16 | Cirrus Logic, Inc. | System and method for blinking digitally-commanded pixels of a display screen to produce a palette of many colors |
US5194974A (en) * | 1989-08-21 | 1993-03-16 | Sharp Kabushiki Kaisha | Non-flicker liquid crystal display with capacitive charge storage |
US5128782A (en) * | 1989-08-22 | 1992-07-07 | Wood Lawson A | Liquid crystal display unit which is back-lit with colored lights |
US5081450A (en) * | 1990-03-09 | 1992-01-14 | International Business Machines Corporation | Apparatus and method for compressing and expanding multibit digital pixel data |
US5245450A (en) * | 1990-07-23 | 1993-09-14 | Hosiden Corporation | Liquid crystal display device with control capacitors for gray-scale |
US5225823A (en) * | 1990-12-04 | 1993-07-06 | Harris Corporation | Field sequential liquid crystal display with memory integrated within the liquid crystal panel |
US5126865A (en) * | 1990-12-31 | 1992-06-30 | Honeywell Inc. | Liquid crystal display with sub-pixels |
US5278652A (en) * | 1991-04-01 | 1994-01-11 | Texas Instruments Incorporated | DMD architecture and timing for use in a pulse width modulated display system |
US5566010A (en) * | 1991-04-10 | 1996-10-15 | Sharp Kabushiki Kaisha | Liquid crystal display with several capacitors for holding information at each pixel |
US5349366A (en) * | 1991-10-29 | 1994-09-20 | Semiconductor Energy Laboratory Co., Ltd. | Electro-optical device and process for fabricating the same and method of driving the same |
US5469190A (en) * | 1991-12-23 | 1995-11-21 | Apple Computer, Inc. | Apparatus for converting twenty-four bit color to fifteen bit color in a computer output display system |
US5506598A (en) * | 1992-01-21 | 1996-04-09 | Sharp Kabushiki Kaisha | Active matrix substrate and a method for driving the same |
US5325106A (en) * | 1992-01-27 | 1994-06-28 | Northrop Corporation | Analog driver for scrollable spatial light modulator |
US5459495A (en) * | 1992-05-14 | 1995-10-17 | In Focus Systems, Inc. | Gray level addressing for LCDs |
USH1320H (en) * | 1992-06-17 | 1994-06-07 | The United States Of America As Represented By The Secretary Of The Navy | Apparatus and method and means for producing a natural color display |
US5627557A (en) * | 1992-08-20 | 1997-05-06 | Sharp Kabushiki Kaisha | Display apparatus |
US5521727A (en) * | 1992-12-24 | 1996-05-28 | Canon Kabushiki Kaisha | Method and apparatus for driving liquid crystal device whereby a single period of data signal is divided into plural pulses of varying pulse width and polarity |
US5528262A (en) * | 1993-01-21 | 1996-06-18 | Fakespace, Inc. | Method for line field-sequential color video display |
US5583534A (en) * | 1993-02-18 | 1996-12-10 | Canon Kabushiki Kaisha | Method and apparatus for driving liquid crystal display having memory effect |
US5396261A (en) * | 1993-03-01 | 1995-03-07 | Wah-Iii Technology Corporation | Polysilicon gate bus with interspersed buffers for driving a row of pixels in an active matrix liquid crystal display |
US5471225A (en) * | 1993-04-28 | 1995-11-28 | Dell Usa, L.P. | Liquid crystal display with integrated frame buffer |
US5777591A (en) * | 1993-05-06 | 1998-07-07 | Sharp Kabushiki Kaisha | Matrix display apparatus employing dual switching means and data signal line driving means |
US5581273A (en) * | 1993-06-28 | 1996-12-03 | Sharp Kabushiki Kaisha | Image display apparatus |
US5537128A (en) * | 1993-08-04 | 1996-07-16 | Cirrus Logic, Inc. | Shared memory for split-panel LCD display systems |
US5476146A (en) * | 1993-12-20 | 1995-12-19 | Brown; C. Coy | Fire fighting all terrain vehicle |
US5798746A (en) * | 1993-12-27 | 1998-08-25 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
US5844538A (en) * | 1993-12-28 | 1998-12-01 | Sharp Kabushiki Kaisha | Active matrix-type image display apparatus controlling writing of display data with respect to picture elements |
US5666130A (en) * | 1994-08-10 | 1997-09-09 | Hughes Aircraft Company | Point addressable display assembly, method of operating same, and method of fabricating same |
US5790213A (en) * | 1994-09-08 | 1998-08-04 | Sharp Kabushiki Kaisha | Image display device having adjacent pixel overlapping circuit elements |
US5959598A (en) * | 1995-07-20 | 1999-09-28 | The Regents Of The University Of Colorado | Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9391132B2 (en) | 1999-10-26 | 2016-07-12 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US8933624B2 (en) | 1999-10-26 | 2015-01-13 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US8390190B2 (en) | 1999-10-26 | 2013-03-05 | Semiconductor Energy Laboratory Co., Ltd. | Electro-optical device with active matrix EL display |
US7986094B2 (en) | 1999-10-26 | 2011-07-26 | Semiconductor Energy Laboratory Co., Ltd. | Electro-optical device with active matrix EL display |
US20080001539A1 (en) * | 1999-10-26 | 2008-01-03 | Semiconductor Energy Laboratory Co., Ltd. | Electro-optical device |
US8760376B2 (en) | 2000-08-18 | 2014-06-24 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device, method of driving the same, and method of driving a portable information device having the liquid crystal display device |
US20070164961A1 (en) * | 2000-08-18 | 2007-07-19 | Semiconductor Energy Laboratory Co., Ltd. | Liquid Crystal Display Device, Method of Driving the Same, and Method of Driving a Portable Information Device Having the Liquid Crystal Display Device |
US20080024399A1 (en) * | 2000-08-23 | 2008-01-31 | Semiconductor Energy Laboratory Co., Ltd. | Portable information apparatus and method of driving the same |
US7164404B2 (en) * | 2002-07-25 | 2007-01-16 | Sanyo Electric Co., Ltd. | Display device |
US20040212556A1 (en) * | 2002-07-25 | 2004-10-28 | Sanyo Electric Co., Ltd. | Display device |
US8004505B2 (en) * | 2003-05-20 | 2011-08-23 | Syndiant Inc. | Variable storage of bits on a backplane |
US8189015B2 (en) | 2003-05-20 | 2012-05-29 | Syndiant, Inc. | Allocating memory on a spatial light modulator |
US7924274B2 (en) | 2003-05-20 | 2011-04-12 | Syndiant, Inc. | Masked write on an array of drive bits |
US20070120787A1 (en) * | 2003-05-20 | 2007-05-31 | Kagutech, Ltd. | Mapping Pixel Values |
US20070097047A1 (en) * | 2003-05-20 | 2007-05-03 | Guttag Karl M | Variable Storage of Bits on a Backplane |
US8035627B2 (en) | 2003-05-20 | 2011-10-11 | Syndiant Inc. | Bit serial control of light modulating elements |
US8089431B2 (en) | 2003-05-20 | 2012-01-03 | Syndiant, Inc. | Instructions controlling light modulating elements |
US8120597B2 (en) | 2003-05-20 | 2012-02-21 | Syndiant Inc. | Mapping pixel values |
US7071908B2 (en) | 2003-05-20 | 2006-07-04 | Kagutech, Ltd. | Digital backplane |
US7667678B2 (en) | 2003-05-20 | 2010-02-23 | Syndiant, Inc. | Recursive feedback control of light modulating elements |
US20060274001A1 (en) * | 2003-05-20 | 2006-12-07 | Kagutech, Ltd. | Bit Serial Control of Light Modulating Elements |
US8558856B2 (en) | 2003-05-20 | 2013-10-15 | Syndiant, Inc. | Allocation registers on a spatial light modulator |
US20060208963A1 (en) * | 2003-05-20 | 2006-09-21 | Kagutech, Ltd. | Instructions Controlling Light Modulating Elements |
US20060274002A1 (en) * | 2003-05-20 | 2006-12-07 | Kagutech, Ltd. | Masked Write On An Array of Drive Bits |
US8766887B2 (en) | 2003-05-20 | 2014-07-01 | Syndiant, Inc. | Allocating registers on a spatial light modulator |
US8730226B2 (en) * | 2010-11-04 | 2014-05-20 | Scanvue Technologies, Llc | Thin-film transistor liquid-crystal display with variable frame frequency |
US20120113080A1 (en) * | 2010-11-04 | 2012-05-10 | Scanvue Technologies, Llc | Thin-Film Transistor Liquid-Crystal Display with Variable Frame Frequency |
US9443485B2 (en) | 2010-11-04 | 2016-09-13 | Apple Inc. | Thin-film transistor liquid-crystal display with variable frame frequency |
US11536950B2 (en) * | 2017-12-29 | 2022-12-27 | Texas Instruments Incorporated | Capacitive-based determination of micromirror status |
WO2023114979A1 (en) * | 2021-12-16 | 2023-06-22 | Ohio State Innovation Foundation | Pixel circuits for liquid crystal on silicon phase modulator |
Also Published As
Publication number | Publication date |
---|---|
US5767828A (en) | 1998-06-16 |
US6243072B1 (en) | 2001-06-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6369832B1 (en) | Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images | |
US20030090478A1 (en) | Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images | |
US5912651A (en) | Matrix display systems and methods of operating such systems | |
US7391398B2 (en) | Method and apparatus for displaying halftone in a liquid crystal display | |
KR100294164B1 (en) | Driving method of active matrix display device | |
KR100498542B1 (en) | data drive IC of LCD and driving method of thereof | |
US7623107B2 (en) | Display devices and driving method therefor | |
US5684504A (en) | Display device | |
WO2004044883A1 (en) | A mixed mode grayscale method for display system | |
JP2003532160A (en) | Monochrome and color digital display systems and methods for their implementation | |
EP1410146A2 (en) | System and method for superframe dithering in a liquid crystal display | |
US6930693B1 (en) | Fast readout of multiple digital bit planes for display of greyscale images | |
WO2001057837A1 (en) | Method for driving electrooptical device, drivinng circuit, and electrooptical device, and electronic apparatus | |
JPH07281641A (en) | Active matrix type liquid crystal display | |
JPH07306660A (en) | Gradation driving circuit for liquid crystal display device and gradation driving method therefor | |
US6630919B1 (en) | Optical modulator and integrated circuit therefor | |
EP1384202A2 (en) | A system for controlling gray scale | |
WO2007010482A2 (en) | Display devices and driving method therefor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |