US20030064548A1 - Panel stacking of BGA devices to form three-dimensional modules - Google Patents
Panel stacking of BGA devices to form three-dimensional modules Download PDFInfo
- Publication number
- US20030064548A1 US20030064548A1 US10/290,994 US29099402A US2003064548A1 US 20030064548 A1 US20030064548 A1 US 20030064548A1 US 29099402 A US29099402 A US 29099402A US 2003064548 A1 US2003064548 A1 US 2003064548A1
- Authority
- US
- United States
- Prior art keywords
- base
- pads
- frame
- conductive
- transposer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0652—Bump or bump-like direct electrical connections from substrate to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06572—Auxiliary carrier between devices, the carrier having an electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
- H01L2225/06586—Housing with external bump or bump-like connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/144—Stacked arrangements of planar printed circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10378—Interposers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10507—Involving several components
- H05K2201/10515—Stacked components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/20—Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
- H05K2201/2018—Presence of a frame in a printed circuit or printed circuit assembly
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/36—Assembling printed circuits with other printed circuits
- H05K3/368—Assembling printed circuits with other printed circuits parallel to each other
Definitions
- the present invention relates generally to chip stacks, and more particularly to a chip stack having connections routed from the bottom to the perimeter thereof to allow multiple integrated circuit chips such as BGA devices to be quickly, easily and inexpensively vertically interconnected in a volumetrically efficient manner.
- Z-Stacking perhaps one of the most commonly used techniques to increase memory capacity is the stacking of memory devices into a vertical chip stack, sometimes referred to as 3D packaging or Z-Stacking.
- Z-Stacking from two (2) to as many as eight (8) memory devices or other integrated circuit (IC) chips are interconnected in a single component (i.e., chip stack) which is mountable to the “footprint” typically used for a single package device such as a packaged chip.
- TSOP thin small outline package
- LCC leadless chip carrier
- the various arrangements and techniques described in these issued patents and other currently pending patent applications of Applicant have been found to provide chip stacks which are relatively easy and inexpensive to manufacture, and are well suited for use in a multitude of differing applications.
- the present invention provides yet a further alternative arrangement and technique for forming a volumetrically efficient chip stack.
- connections are routed from the bottom of the chip stack to the perimeter thereof so that interconnections can be made vertically which allows multiple integrated circuit chips such as BGA, CSP, fine pitch BGA, or flip chip devices to be stacked in a manner providing the potential for significant increases in the production rate of the chip stack and resultant reductions in the cost thereof.
- a chip stack comprising at least two base layers (i.e., an upper base layer and a lower base layer).
- Each of the base layers includes a base substrate having a first conductive pattern disposed thereon.
- the chip stack further comprises at least one interconnect frame having a second conductive pattern disposed thereon.
- the interconnect frame is disposed between the upper and lower base layers, with the second conductive pattern being electrically connected to the first conductive pattern of each of the base layers.
- the chip stack comprises at least two integrated circuit chips which are electrically connected to respective ones of the first conductive patterns.
- the integrated circuit chip electrically connected to the first conductive pattern of the lower base layer is at least partially circumvented by the interconnect frame and at least partially covered by the upper base layer.
- the chip stack further preferably comprises a transposer layer which includes a transposer substrate having a third conductive pattern disposed thereon.
- the first conductive pattern of the lower base layer is electrically connected to the third conductive pattern of the transposer layer.
- the base substrate of each of the base layers defines opposed, generally planar top and bottom surfaces.
- the first conductive pattern itself comprises first and second sets of base pads which are disposed on the top surface of the base substrate, with the base pads of the second set being electrically connected to respective ones of the base pads of the first set via conductive traces.
- the first conductive pattern includes a third set of base pads disposed on the bottom surface of the base substrate and electrically connected to respective ones of the base pads of the second set. More particularly, each of the base pads of the second set is preferably electrically connected to a respective one of the base pads of the third set via a base feed-through hole.
- the base feed-through hole is preferably plugged with a conductive material selected from the group consisting of nickel, gold, tin, silver epoxy, and combinations thereof.
- the integrated circuit chips are disposed upon respective ones of the top surfaces of the base substrates and electrically connected to at least some of the base pads of respective ones of the first sets. Additionally, the base pads of the second set of the lower base layer are electrically connected to the second conductive pattern of the interconnect frame, as are the base pads of the third set of the upper base layer.
- the interconnect frame of the chip stack itself defines opposed, generally planar top and bottom surfaces, with the second conductive pattern comprising first and second sets of frame pads disposed on respective ones of the top and bottom surfaces.
- Each of the frame pads of the first set is electrically connected to a respective one of the frame pads of the second set via a frame feed-through hole which is also plugged with a conductive material preferably selected from the group consisting of nickel, gold, tin, silver epoxy, and combinations thereof.
- the interconnect frame is preferably disposed between the upper and lower base layers such that the frame pads of the second set are electrically connected to respective ones of the base pads of the second set of the lower base layer, with the frame pads of the first set being electrically connected to respective ones of the base pads of the third set of the upper base layer.
- the transposer substrate of the present chip stack also defines opposed, generally planar top and bottom surfaces, with the third conductive pattern comprising first and second sets of transposer pads disposed on respective ones of the top and bottom surface of the transposer substrate.
- the transposer pads of the first set are electrically connected to respective ones of the transposer pads of the second set.
- the base pads of the third set of the lower base layer are electrically connected to respective ones of the transposer pads of the first set.
- the transposer pads of the first set, the frame pads of the first and second sets, and the base pads of the second and third sets are preferably arranged identical patterns.
- the transposer and base substrates each preferably have a generally rectangular configuration defining opposed pairs of longitudinal and lateral peripheral edge segments.
- the interconnect frame itself preferably has a generally rectangular configuration defining opposed pairs of longitudinal and lateral side sections.
- the transposer pads of the first set extend along the longitudinal and lateral peripheral edge segments of the transposer substrate.
- the first and second sets of frame pads extend along the longitudinal and lateral side sections of the interconnect frame, with the second and third sets of base pads extending along the longitudinal and lateral peripheral edge segments of the base substrate.
- Each of the transposer pads of the second set preferably has a generally spherical configuration, with each of the transposer pads of the first set and each of the frame pads of the first and second sets preferably having a generally semi-spherical configuration.
- Each of the integrated circuit chips of the present chip stack preferably comprises a body having opposed, generally planar top and bottom surfaces, and a plurality of conductive contacts disposed on the bottom surface of the body.
- the conductive contacts of each of the integrated circuit chips are electrically connected to respective ones of the base pads of the first set of a respective one of the first conductive patterns.
- the transposer pads of the second set, the base pads of the first set, and the conductive contacts are themselves preferably arranged in identical patterns.
- the chip stack further preferably comprises a layer of flux/underfill (also referred to as a “no flow-fluxing underfill”) disposed between the bottom surface of the body of each of the integrated circuit chips and respective ones of the top surfaces of the base substrates.
- Each layer of flux/underfill is preferably spread over the base pads of the first set of a respective one of the first conductive patterns.
- the body of each of the integrated circuit chips and the interconnect frame are preferably sized relative to each other such that the top surface of the body of the integrated circuit chip electrically connected to the lower base panel and at least partially circumvented by the interconnect frame does not protrude beyond the top surface thereof.
- the integrated circuit chips are preferably selected from the group consisting of a BGA device, a fine pitch BGA device, a CSP device, and a flip chip device.
- the transposer and base substrates are each preferably fabricated from a polyamide or other suitable circuit board material which may be as thin as about 0 . 010 inches.
- a chip stack of the present invention may be assembled to include more than two base layers, more than one interconnect frame, and more than two integrated circuit chips.
- a multiplicity of additional interconnect frames, base layers, and integrated circuit chips may be included in the chip stack, with the second conductive pattern of each of the interconnect frames being electrically connected to the first conductive patterns of any adjacent pair of base layers, and each of the integrated circuit chips being electrically connected to the first conductive pattern of a respective one of the base layers.
- a method of assembling a chip stack comprises the initial step of electrically connecting an integrated circuit chip to a first conductive pattern of a base layer. Thereafter, a second conductive pattern of an interconnect frame is electrically connected to the first conductive pattern such that the interconnect frame at least partially circumvents the integrated circuit chip. Another integrated circuit chip is then electrically connected to the first conductive pattern of another base layer. The first conductive pattern of one of the base layers is then electrically connected to the second conductive pattern of the interconnect frame such that one of the integrated circuit chips is disposed between the base layers.
- the method may further comprise the step of electrically connecting the first conductive pattern of one of the base layers to a third conductive pattern of a transposer layer.
- a layer of flux/underfill is preferably applied to (i.e., spread over) each of the base layers over portions of the first conductive patterns prior to the electrical connection of respective ones of the integrated circuit chips thereto. All of the electrical connections in the present assembly method are preferably accomplished via soldering.
- a method of assembling a chip stack which comprises the initial steps of providing a transposer panel, at least two base panels, and at least one frame panel which each have opposed surfaces and a plurality of conductive pads disposed on the opposed surfaces thereof.
- a plurality of integrated circuit chips are also provided which each have opposed sides and include conductive contacts disposed on one of the sides thereof.
- integrated circuit chips are placed upon each of the base panels such that the conductive contacts of each of the integrated circuit chips are disposed on at least some of the conductive pads of respective ones of the base panels.
- one of the base panels is stacked upon the transposer panel such that at least some of the conductive pads of the base panel are disposed on at least some of the conductive pads of the transposer panel.
- the frame panel is then stacked upon the base panel such that at least some of the conductive pads of the frame panel are disposed on at least some of the conductive pads of the base panel.
- Another base panel is then stacked upon the frame panel such that at least some of the conductive pads of the base panel are disposed on at least some of the conductive of the frame panel.
- the assembly method further comprises bonding the conductive contacts of the integrated circuit chips to at least some of the conductive pads of the base panel upon which the integrated circuit chips are positioned, bonding at least some of the conductive pads of one of the base panels to at least some of the conductive pads of the transposer panel, and bonding at least some of the conductive pads of the frame panel to at least some of the conductive pads of each of the base panels.
- the assembly method may further comprise the steps of stacking spacer sheets between one of the base panels and the transposer panel, and between the frame panel and each of the base panels.
- the spacer sheets each have opposed surfaces and a plurality of openings disposed therein. When stacked between the base and transposer panels and between the frame and base panels, the openings of the spacer sheets are aligned with the conductive pads of such panels.
- FIG. 1 is a top perspective view of a chip stack constructed in accordance with the present invention
- FIG. 2 is an exploded view of the chip stack shown in FIG. 1;
- FIG. 3 is an exploded view of the various components which are stacked upon each other in accordance with a preferred method of assembling the chip stack of the present invention
- FIG. 4 is a partial cross-sectional view of the components shown in FIG. 3 as stacked upon each other prior to a solder reflow step of the present assembly method;
- FIG. 4 a is an enlargement of the encircled region 4 a shown in FIG. 4;
- FIG. 5 is partial cross-sectional view similar to FIG. 4 illustrating the components shown in FIG. 3 as stacked upon each other subsequent to the completion of the solder reflow step of the present assembly method;
- FIG. 5 a is an enlargement of the encircled region 5 a shown in FIG. 5.
- FIG. 1 perspectively illustrates a chip stack 10 assembled in accordance with the present invention.
- the chip stack 10 comprises at least two identically configured base layers 12 .
- Each of the base layers 12 itself comprises a rectangularly configured base substrate 14 which defines a generally planar top surface 16 , a generally planar bottom surface 18 , an opposed pair of longitudinal peripheral edge segments 20 , and an opposed pair of lateral peripheral edge segments 22 .
- first conductive pattern Disposed on the base substrate 14 of each base layer 12 is a first conductive pattern which itself preferably comprises a first set of base pads 24 and a second set-of base pads 26 which are each disposed on the top surface 16 of the base substrate 14 .
- the base pads 24 of the first set are preferably arranged in a generally rectangular pattern or array in the central portion of the base substrate 14 , with the base pads 26 of the second set extending linearly along the longitudinal and lateral peripheral edge segments 20 , 22 of the base substrate 14 .
- the base pads 24 of the first set are electrically connected to respective ones of the base pads 26 of the second set via conductive traces 28 .
- the first conductive pattern of each base layer 12 comprises a third set of base pads 30 which is disposed on the bottom surface 18 of the base substrate 14 .
- the base pads 30 of the third set are preferably arranged in an identical pattern to the base pads 26 of the second set, and extend linearly along the longitudinal and lateral peripheral edge segments 20 , 22 of the base substrate 14 such that each of the base pads 30 of the third set is aligned with and electrically connected to a respective one of the base pads 26 of the second set.
- each of the base pads 26 of the second set is electrically connected to a respective one of the base pads 30 of the third set via a base feed-through hole 32 .
- Each base feed-through hole 32 is preferably plugged with a conductive material.
- the conductive material is preferably selected from the group consisting of nickel, gold, tin, silver epoxy, and combinations thereof.
- the base pads 26 , 30 of the second and third sets, as well as the base pads 24 of the first set, each each preferably have a generally circular configuration. In this respect, each base feed-through hole 32 preferably extends axially between each corresponding, coaxially aligned pair of the base pads 26 , 30 of the second and third sets.
- the base pads 26 , 30 of the second and third sets are preferably formed upon (i.e., surface plated to) the base substrate 14 subsequent to the plugging of the base feed-through holes 32 and are used to cover the opposed, open ends thereof. If the base feedthrough holes 32 were left unplugged, solder coming into contact with the base pads 26 , 30 of the second and third sets would tend to wick into the base feed-through holes 32 upon the reflow of the solder (which will be discussed below), thus robbing the base pads 26 , 30 of solder needed to facilitate various electrical connections in the chip stack 10 .
- the chip stack 10 of the present invention comprises at least one rectangularly configured interconnect frame 34 .
- the interconnect frame 34 defines a generally planar top surface 36 , a generally planar bottom surface 38 , an opposed pair of longitudinal side sections 40 , and an opposed pair of lateral side sections 42 .
- Disposed on the interconnect frame 34 is a second conductive pattern which itself preferably comprises a first set of frame pads 44 disposed on the top surface 36 , and a second set of frame pads 46 disposed on the bottom surface 38 .
- the frame pads 44 , 46 of the first and second sets are preferably arranged in patterns which are identical to each other, and to the patterns of the second and third sets of base pads 26 , 30 of each of the base layers 12 .
- the frame pads 44 , 46 of the first and second sets each extend linearly along the longitudinal and lateral side sections 40 , 42 of the interconnect frame 34 , with each of the frame pads 44 of the first set being aligned with and electrically connected to a respective one of the frame pads 46 of the second set.
- the electrical connection of each of the frame pads 44 of the first set to a respective one of the frame pads 46 of the second set is preferably accomplished via a frame feedthrough hole 48 which is also preferably plugged with a conductive material.
- the conductive material is preferably selected from the same group used as the conductive material to plug the base feed-through holes 32 , i.e., nickel, gold, tin, silver epoxy, and combinations thereof.
- Each of the frame feed-through holes 48 preferably extends axially between a corresponding, coaxially aligned pair of the frame pads 44 , 46 of the first and second sets, with the plugging of the frame feed-through holes 48 preferably occurring prior to the surface plating of the frame pads 44 , 46 of the first and second sets to respective ones of the top and bottom surfaces 36 , 38 of the interconnect frame 34 .
- the interconnect frame 34 is preferably prepared for use in the chip stack 10 by forming generally semi-spherically shaped solder bumps 50 on each of the frame pads 44 , 46 of the first and second sets.
- These solder bumps 50 are preferably formed by first stenciling solder paste onto the frame pads 44 , 46 of the first and second sets, and thereafter reflowing the solder paste to form the solder bumps 50 .
- the use of a six mil thick stencil with an aperture approximately the same size as each of the frame pads 44 , 46 will facilitate the formation of a solder bump 50 approximately six mils high.
- the frame pads 44 , 46 of the first and second sets are formed (i.e., surface plated) subsequent to the frame feed-through holes 48 being plugged with the conductive material. If the frame feed-through holes 48 were left unplugged, each frame feed-through hole 48 could trap flux or air which would blow out the solder during the reflow cycle used to form the solder bumps 50 on each corresponding, coaxially aligned pair of frame pads 44 , 46 of the first and second sets.
- the interconnect frame 34 is disposed between the base layers 12 , with the second conductive pattern of the interconnect frame 34 being electrically connected to the first conductive pattern of each of the base layers 12 . More particularly, the frame pads 46 of the second set are electrically connected to respective ones of the base pads 26 of the second set of one of the base layers 12 (i.e., the base layer 12 immediately below the interconnect frame 34 in the chip stack 10 ) , with the frame pads 44 of the first set being electrically connected to respective ones of the base pads 30 of the third set of one of the base layers 12 (i.e., the base layer 12 immediately above the interconnect frame 34 in the chip stack 10 ).
- each coaxially aligned pair of frame pads 44 , 46 of the first and second sets is itself coaxially aligned with a coaxially aligned set of base pads 26 , 30 of the second and third sets of each of the adjacent base layers 12 .
- the electrical connection of the second conductive pattern of the interconnect frame 34 to the first conductive pattern of each of the adjacent base layers 12 is preferably facilitated via a soldering process which will be described in more detail below.
- the chip stack 10 of the present invention further preferably comprises a transposer layer 52 .
- the transposer layer 52 itself comprises a rectangularly configured transposer substrate 54 which defines a generally planar top surface 56 , a generally planar bottom surface 58 , an opposed pair of longitudinal peripheral edge segments 60 , and an opposed pair of lateral peripheral edge segments 62 .
- Disposed on the transposer substrate 54 is a third conductive pattern.
- the third conductive pattern comprises a first set of transposer pads 64 which are disposed on the top surface 56 of the transposer substrate 54 , and a second set of transposer pads 66 which are disposed on the bottom surface 58 thereof.
- the transposer pads 64 of the first set are electrically connected to respective ones of the transposer pads 66 of the second set via conductive traces.
- the transposer pads 64 of the first set are preferably arranged in a pattern which is identical to the patterns of the second and third sets of base pads 26 , 30 and the first and second sets of frame pads 44 , 46 .
- the transposer pads 64 of the first set extend linearly along the longitudinal and lateral peripheral edge segments 60 , 62 of the transposer substrate 54 .
- the transposer pads 66 of the second set are themselves preferably arranged in a generally rectangular pattern or array in the central portion of the bottom surface 58 of the transposer substrate 54 , with the pattern of the transposer pads 66 of the second set preferably being identical to the pattern of the base pads 24 of the first set of each of the base layers 12 .
- the transposer layer 52 is prepared for use in the chip stack 10 by forming generally spherically shaped solder balls 68 on each of the transposer pads 66 of the second set.
- These solder balls 68 are preferably formed by stencil printing solder paste onto each of the transposer pads 66 of the second set, and thereafter reflowing the solder paste to form the solder balls 68 .
- the aperture in the stencil used to form the solder balls 68 is typically larger than each of the transposer pads 66 and thick enough to deposit sufficient solder to form the solder balls 68 . As seen in FIG.
- the transposer layer 52 is also prepared for use in the chip stack 10 by forming generally semi-spherically shaped solder bumps 67 on each of the transposer pads 64 of the first set. These solder bumps 67 are preferably formed in the same manner previously described in relation to the formation of the solder bumps 50 on the frame pads 44 , 46 of the first and second sets.
- the first conductive pattern of one of the base layers 12 is electrically connected to the third conductive pattern of the transposer layer 52 . More particularly, each of the base pads 30 of the third set of the lowermost base, layer 12 is electrically connected to a respective one of the transposer pads 64 of the first set. Due to the base pads 30 of the third set and the transposer pads 64 of the first set being arranged in identical patterns, each of the base pads 30 of third set is coaxially alignable with a respective one of the transposer pads 64 of the first set, with the electrical connection therebetween preferably being facilitated via soldering as will be discussed in more detail below.
- the base pads 24 , 26 , 30 of the first, second and third sets, the conductive traces 28 , the frame pads 44 , 46 of the first and second sets, and the transposer pads 64 , 66 of the first and second sets are each preferably fabricated from very thin copper having a thickness in the range of from about five microns to about twenty-five microns through the use of conventional etching techniques.
- the use of thin copper for the various pads and traces 28 allows for etching line widths and spacings down to a pitch of about 4 mils which substantially increases the routing density on each of the base layers 12 , as well as the transposer layer 52 .
- the base substrate 14 , the interconnect frame 34 , and the transposer substrate 54 are each preferably fabricated from either FR-4, polyamide, or some other suitable material which can easily be routed. As indicated above, all of the base feed-through holes 32 and frame feed-through holes 48 are plugged with a conductive material prior to the surface plating procedure used to form the base pads 24 , 26 , 30 of the first, second and third sets, and the frame pads 44 , 46 of the first and second sets.
- the material used to form each base substrate 14 and/or the transposer substrate 54 may be as thin as about 0.010 inches or may be a thicker multilayer structure.
- the chip stack 10 of the present invention further comprises at least two identically configured integrated circuit chips 70 which are electrically connected to respective ones of the first conductive patterns of the base layers 12 .
- Each of the integrated circuit chips 70 preferably comprises a rectangularly configured body 72 defining a generally planar top surface 74 , a generally planar bottom surface 76 , an opposed pair of longitudinal sides 78 , and an opposed pair of lateral sides 80 .
- Disposed on the bottom surface 76 of the body 72 are a plurality of generally spherically shaped conductive contacts 82 which are preferably arranged in a pattern identical to the patterns of the base pads 24 of the first set and the transposer pads 66 of the second set.
- the conductive contacts 82 of each of the integrated circuit chips 70 are electrically connected to respective ones of the base pads 24 of the first set of a respective one of the first conductive patterns of the base layers 12 . Due to the conductive contacts 82 and base pads 24 of each of the first sets being arranged in identical patterns, the conductive contacts 82 of each of the integrated circuit chips 70 are coaxially alignable with respective ones of the base pads 24 of the corresponding first set. In each of the integrated circuit chips 70 , solder is preferably pre-applied to each of the conductive contacts 82 thereof.
- each of the integrated circuit chips 70 is preferably a BGA (ball grid array) device, though the same may alternatively comprise either a CSP device or a flip chip device.
- BGA ball grid array
- a layer 84 of flux/underfill is preferably disposed between the bottom surface 76 of the body 72 of each of the integrated circuit chips 70 and respective ones of the top surfaces 16 of the base substrates 14 .
- Each layer 84 of the flux/underfill is preferably spread over the base pads 24 of the first set of a respective one of the first conductive patterns of the base layers 12 .
- Each layer 84 substantially encapsulates the conductive contacts 82 of the corresponding integrated circuit chip 70 when the same is electrically connected to the first conductive pattern of a respective one of the base layers 12 .
- a bakeout cycle is required to drive out the moisture in the base layer 12 and the corresponding integrated circuit chip 70 .
- a cycle of approximately eight hours at about 125° Celsius is desirable, which is followed by storage in a dry nitrogen atmosphere until use.
- the first step in the attachment of the integrated circuit chip 70 to the corresponding base layer 12 is the precise deposition of the layer 84 of an appropriate flux/underfill material over the base pads 24 of the corresponding first set.
- the integrated circuit chip 70 is then placed over the pad area, squeezing out the flux/underfill material of the layer 84 to the longitudinal and lateral sides 78 , 80 of the body 72 and seating the conductive contacts 82 onto respective ones of the base pads 24 of the corresponding first set. If done properly, the layer 84 of the flux/underfill material, when cured, will have no voids or minimum voids.
- the base layer 12 having the integrated circuit chip 70 positioned thereupon in the above-described manner is then run through a solder reflow cycle with no dwelling time at an intermediate temperature of approximately 150° Celsius. A post cure cycle to complete the polymerization of the layer 84 of the flux/underfill material may be required depending on the particular flux/underfill material used in the layer 84 . At this juncture, the base layer 12 having the integrated circuit chip 70 electrically connected thereto may be electrically tested.
- the standard approach for the attachment or electrical connection of the conductive contacts of a BGA device to an attachment or pad site is to first flux the pad site or conductive contacts of the BGA device, place the BGA device on the pad site in the proper orientation, reflow the solder pre-applied to the conductive contacts of the BGA device to facilitate the electrical connection to the pad site, clean, then underfill and cure.
- the cleaning step typically requires considerable time since the gap under the bottom surface of the body of the BGA device is very small and very difficult to penetrate with standard cleaning methods. Also, the removal of the cleaning fluid (which is generally water) requires long bakeout times.
- the underfill of an epoxy between the bottom surface of the body of the BGA device and the top surface of the substrate having the pad site thereon is a relatively easy procedure, but is very slow. If a no-clean flux is used for attachment, the residue from the flux typically becomes entrapped within the epoxy underfill and may cause corrosion problems. A subsequent solder reflow process to facilitate the attachment of the chip stack to a main printed circuit board (PCB) often causes the residue flux to vaporize which exerts pressure on the solder joints and could delaminate the structure. Most underfill materials become very hard (i.e., greater than ninety shore D) and are cured at a temperature of less than about 180° Celsius.
- solder is solid at this temperature and the underfill encases the solder with no room for expansion.
- the solder from the conductive contacts of the BGA device expands when molten again, thus exerting pressure which can delaminate the structure. If the chip stack is not subjected to subsequent reflow temperatures when completed, there is no problem. However, the chip stack must be able to withstand the subsequent reflow temperature.
- the flux/underfill material used for the layer 84 provides both flux and underfill properties with one formulation. As the temperature rises during the solder reflow process which will be discussed below, the flux characteristics of the material aid in the solder process, with extended exposure to the peak solder reflow temperature beginning the polymerization process of the underfill portion of the material. The flux is incorporated into the underfill, thus becoming one compatible material which is cured above the melting point of solder. Thus, there is room within the encased solder for expansion at the reflow temperature. No cleaning steps are required, though careful dispensing of the correct volume and accurate placement of the integrated circuit chip 70 upon its corresponding base layer 12 is critical.
- the complete chip stack 10 shown in FIG. 1 includes a transposer layer 52 , four base layers 12 , three interconnect frames 34 , and four integrated circuit chips 70 .
- the first conductive pattern of the lowermost base layer 12 is electrically connected to the third conductive pattern of the transposer layer 52 in the above-described manner.
- each of the interconnect frames 34 is disposed or positioned between an adjacent pair of base layers 12 , with the second conductive pattern of each of the interconnect frames 34 being electrically connected to the first conductive pattern of such adjacent pair of base layers 12 in the above-described manner.
- the integrated circuit chips 70 other than for the uppermost integrated circuit chip 70 are disposed between adjacent pairs of the base layers 12 and are each circumvented by a respective one of the interconnect frames 34 .
- the bodies 72 of the integrated circuit chips 70 and the interconnect frames 34 are preferably sized relative to each other such that the top surface 74 of the body 72 of an integrated circuit chip 70 which is circumvented by an interconnect frame 34 does not protrude beyond the top surface 36 thereof.
- the various electrical connections within the chip stack 10 are preferably facilitated via soldering.
- the transposer pads 66 of the second set which are spherically shaped as indicated above, form a ball grid array on the bottom of the chip stack 10 which is specifically suited for facilitating the attachment of the chip stack 10 to a printed circuit board (PCB).
- PCB printed circuit board
- the chip stack 10 may be assembled to include fewer or greater than four base layers 12 , three interconnect frames 34 , and four integrated circuit chips 70 .
- multiple chip stacks 10 may be concurrently assembled through the use of a transposer panel 86 , at least two base panels 88 , at least one frame panel 90 , at least three spacer sheets 92 , and a plurality of integrated circuit chips 70 .
- the transposer panel 86 is formed to include multiple groups of the first and second sets of transposer pads 64 , 66 with such groups being formed on the transposer panel 86 in spaced relation to each other.
- each of the base panels 88 is formed to include multiple groups of the first, second and third sets of base pads 24 , 26 , 30 , with the frame panels 90 each being formed to include multiple groups of the first and second sets of frame pads 44 , 46 .
- the transposer panel 86 is prepared such that the transposer pads 64 of the first set of each group have the solder bumps 67 formed thereon, with the transposer pads 66 of the second set of each group having the solder balls 68 formed thereon.
- each of the frame panels 90 is prepared such that the first and second sets of frame pads 44 , 46 of each group have the solder bumps 50 formed thereon.
- the spacer sheets 92 are each formed to define a plurality of rectangularly configured openings 94 , the length and width dimensions of which exceed those of the base and transposer substrates 14 , 54 and interconnect frames 34 which are substantially equal to each other.
- the integrated circuit chips 70 are electrically connected to respective ones of each of the first sets of base pads 24 included on each of the base panels 88 . Such electrical connection is accomplished in the above-described manner. Subsequent to the pre-attachment of the integrated circuit chips 70 to the base panels 88 , flux/underfill material is dispensed onto each of the solder bumps 67 of the transposer panel 86 , with the flux/underfill material also being dispensed onto all of the solder bumps 50 of each of the frame panels 90 . The transposer panel is then cooperatively engaged to a stacking fixture such that the solder balls 68 face or are directed downwardly.
- a spacer sheet 92 is then stacked upon the transposer panel 86 such that the transposer pads 64 of the first set of each group are aligned with respective ones of the openings 94 within the spacer sheet 92 .
- a base panel 88 is then stacked upon the spacer sheet 92 such that the base pads 30 of the third set of each group face or are directed downwardly and are aligned with respective ones of the openings 94 and respective ones of the transposer pads 64 of the first set of the corresponding group upon the transposer panel 86 immediately therebelow.
- Another spacer sheet 92 is then stacked upon the base panel 88 such that the base pads 24 , 26 of the first and second sets of each group are aligned with respective ones of the openings 94 .
- a frame panel 90 is stacked upon the uppermost spacer sheet 92 such that the bodies 72 of the integrated circuit chips 70 are each circumvented by the frame panel 90 .
- Another spacer sheet 92 is then stacked upon the frame panel 90 such that the frame pads 44 of the first set of each group are aligned with respective ones of the openings 94 .
- Another base panel 88 is then stacked upon the uppermost spacer sheet 92 in a manner wherein the base pads 30 of the third set of each group of such uppermost base panel 88 are aligned with respective ones of the openings 94 and respective ones of the frame pads 44 of the first set of the corresponding group upon the frame panel 90 immediately therebelow.
- the above-described stacking process may be continued or repeated to form a chip stack having a greater number of electrically interconnected integrated circuit chips 70 .
- a pressure plate is applied to the top of the stack to maintain such panels and sheets in prescribed orientations relative to each other.
- the stacked panels and sheets are then subjected to heat at a level sufficient to facilitate the reflow of the solder bumps 50 , 67 .
- the solder reflow cycle is typically conducted in a temperature range of from about 215° Celsius to about 250° Celsius.
- the individual chip stacks are separated through the use of a router.
- the spacer sheets 92 are needed only for the solder reflow process, and do not become part of each resultant chip stack formed by the completion of the routing process.
- the solder bumps 50 , 67 are slightly higher than each spacer sheet 92 . Since light pressure is applied to the various panels and sheets during the solder reflow process, the solder bumps 50 , 67 collapse, thus making the appropriate electrical connections to the corresponding pads (i.e., the base pads 26 , 30 of either the second or third sets).
- the spacer sheets 92 keep the solder from being squeezed out and bridging to neighboring pads.
- a spacing of from about four mils to about six mils can be accomplished using spacer sheets 92 which are fabricated from paper.
- the paper can be easily punched to form the openings 94 , does not interfere with the routing process, can withstand the solder reflow temperature in the aforementioned range, and is inexpensive.
- the paper spacer sheets 92 would be sized the same as the transposer, base and frame panels 86 , 88 , 90 , and punched to include openings 94 which are slightly larger than the finished, routed chip stack. With slight pressure being applied to the stacked panels and sheets, the space between the panels and sheets is easily maintained, thus eliminating the necessity to remove the spacer sheets 92 subsequent to the reflow of the solder. As indicated above, the paper spacer sheets 92 would not interfere with the routing process, and would be removed with the rest of the debris.
- the present assembly method has high volume potential, with the use of the flux/underfill material providing localized encapsulation of the conductive contacts 82 of the integrated circuit chips 70 and eliminating the need for a cleaning cycle as discussed above.
- a transposer panel 86 need not necessarily be included in the assembly process, since the lowermost base layer 12 in any chip stack may be used as a transposer board to facilitate the mounting or electrical connection of the chip stack to a PCB.
- the solder joints between each of the integrated circuit chips 70 and the corresponding base layer 12 are protected by the flux/underfill material.
Abstract
A chip stack comprising at least two base layers, each of which includes a base substrate and a first conductive pattern disposed on the base substrate. The chip stack further comprises at least one interconnect frame having a second conductive pattern disposed thereon. The interconnect frame is disposed between the base layers, with the second conductive pattern being electrically connected to the first conductive pattern of each of the base layers. Also included in the chip stack are at least two integrated circuit chips which are electrically connected to respective ones of the first conductive patterns. One of the integrated circuit chips is at least partially circumvented by the interconnect frame and at least partially covered by one of the base layers. The chip stack further comprises a transposer layer comprising a transposer substrate having a third conductive pattern disposed thereon. The first conductive pattern of one of the base layers is electrically connected to the third conductive pattern of the transposer layer.
Description
- (Not Applicable)
- (Not Applicable)
- The present invention relates generally to chip stacks, and more particularly to a chip stack having connections routed from the bottom to the perimeter thereof to allow multiple integrated circuit chips such as BGA devices to be quickly, easily and inexpensively vertically interconnected in a volumetrically efficient manner.
- Multiple techniques are currently employed in the prior art to increase memory capacity on a printed circuit board. Such techniques include the use of larger memory chips, if available, and increasing the size of the circuit board for purposes of allowing the same to accommodate more memory devices or chips. In another technique, vertical plug-in boards are used to increase the height of the circuit board to allow the same to accommodate additional memory devices or chips.
- Perhaps one of the most commonly used techniques to increase memory capacity is the stacking of memory devices into a vertical chip stack, sometimes referred to as 3D packaging or Z-Stacking. In the Z-Stacking process, from two (2) to as many as eight (8) memory devices or other integrated circuit (IC) chips are interconnected in a single component (i.e., chip stack) which is mountable to the “footprint” typically used for a single package device such as a packaged chip. The Z-Stacking process has been found to be volumetrically efficient, with packaged chips in TSOP (thin small outline package) or LCC (leadless chip carrier) form generally being considered to be the easiest to use in relation thereto. Though bare dies or chips may also be used in the Z-Stacking process, such use tends to make the stacking process more complex and not well suited to automation.
- In the Z-Stacking process, the IC chips or packaged chips must, in addition to being formed into a stack, be electrically interconnected to each other in a desired manner. There is known in the prior art various different arrangements and techniques for electrically interconnecting the IC chips or packaged chips within a stack. Examples of such arrangements and techniques are disclosed in Applicant's U.S. Pat. No. 4,956,694 entitled INTEGRATED CIRCUIT CHIP STACKING issued Sep. 11, 1990, U.S. Pat. No. 5,612,570 entitled CHIP STACK AND METHOD OF MAKING SAME issued Mar. 18, 1997, and U.S. Pat. No. 5,869,353 entitled MODULAR PANEL STACKING PROCESS issued Feb. 9, 1999.
- The various arrangements and techniques described in these issued patents and other currently pending patent applications of Applicant have been found to provide chip stacks which are relatively easy and inexpensive to manufacture, and are well suited for use in a multitude of differing applications. The present invention provides yet a further alternative arrangement and technique for forming a volumetrically efficient chip stack. In the chip stack of the present invention, connections are routed from the bottom of the chip stack to the perimeter thereof so that interconnections can be made vertically which allows multiple integrated circuit chips such as BGA, CSP, fine pitch BGA, or flip chip devices to be stacked in a manner providing the potential for significant increases in the production rate of the chip stack and resultant reductions in the cost thereof.
- In accordance with the present invention, there is provided a chip stack comprising at least two base layers (i.e., an upper base layer and a lower base layer). Each of the base layers includes a base substrate having a first conductive pattern disposed thereon. The chip stack further comprises at least one interconnect frame having a second conductive pattern disposed thereon. The interconnect frame is disposed between the upper and lower base layers, with the second conductive pattern being electrically connected to the first conductive pattern of each of the base layers. In addition to the base layers and interconnect frame, the chip stack comprises at least two integrated circuit chips which are electrically connected to respective ones of the first conductive patterns. The integrated circuit chip electrically connected to the first conductive pattern of the lower base layer is at least partially circumvented by the interconnect frame and at least partially covered by the upper base layer. The chip stack further preferably comprises a transposer layer which includes a transposer substrate having a third conductive pattern disposed thereon. The first conductive pattern of the lower base layer is electrically connected to the third conductive pattern of the transposer layer.
- In the present chip stack, the base substrate of each of the base layers defines opposed, generally planar top and bottom surfaces. The first conductive pattern itself comprises first and second sets of base pads which are disposed on the top surface of the base substrate, with the base pads of the second set being electrically connected to respective ones of the base pads of the first set via conductive traces. In addition to the first and second sets of base pads, the first conductive pattern includes a third set of base pads disposed on the bottom surface of the base substrate and electrically connected to respective ones of the base pads of the second set. More particularly, each of the base pads of the second set is preferably electrically connected to a respective one of the base pads of the third set via a base feed-through hole. The base feed-through hole is preferably plugged with a conductive material selected from the group consisting of nickel, gold, tin, silver epoxy, and combinations thereof. The integrated circuit chips are disposed upon respective ones of the top surfaces of the base substrates and electrically connected to at least some of the base pads of respective ones of the first sets. Additionally, the base pads of the second set of the lower base layer are electrically connected to the second conductive pattern of the interconnect frame, as are the base pads of the third set of the upper base layer.
- The interconnect frame of the chip stack itself defines opposed, generally planar top and bottom surfaces, with the second conductive pattern comprising first and second sets of frame pads disposed on respective ones of the top and bottom surfaces. Each of the frame pads of the first set is electrically connected to a respective one of the frame pads of the second set via a frame feed-through hole which is also plugged with a conductive material preferably selected from the group consisting of nickel, gold, tin, silver epoxy, and combinations thereof. The interconnect frame is preferably disposed between the upper and lower base layers such that the frame pads of the second set are electrically connected to respective ones of the base pads of the second set of the lower base layer, with the frame pads of the first set being electrically connected to respective ones of the base pads of the third set of the upper base layer.
- The transposer substrate of the present chip stack also defines opposed, generally planar top and bottom surfaces, with the third conductive pattern comprising first and second sets of transposer pads disposed on respective ones of the top and bottom surface of the transposer substrate. The transposer pads of the first set are electrically connected to respective ones of the transposer pads of the second set. Additionally, the base pads of the third set of the lower base layer are electrically connected to respective ones of the transposer pads of the first set.
- In the present chip stack, the transposer pads of the first set, the frame pads of the first and second sets, and the base pads of the second and third sets are preferably arranged identical patterns. Additionally, the transposer and base substrates each preferably have a generally rectangular configuration defining opposed pairs of longitudinal and lateral peripheral edge segments. The interconnect frame itself preferably has a generally rectangular configuration defining opposed pairs of longitudinal and lateral side sections. The transposer pads of the first set extend along the longitudinal and lateral peripheral edge segments of the transposer substrate. Similarly, the first and second sets of frame pads extend along the longitudinal and lateral side sections of the interconnect frame, with the second and third sets of base pads extending along the longitudinal and lateral peripheral edge segments of the base substrate. Each of the transposer pads of the second set preferably has a generally spherical configuration, with each of the transposer pads of the first set and each of the frame pads of the first and second sets preferably having a generally semi-spherical configuration.
- Each of the integrated circuit chips of the present chip stack preferably comprises a body having opposed, generally planar top and bottom surfaces, and a plurality of conductive contacts disposed on the bottom surface of the body. The conductive contacts of each of the integrated circuit chips are electrically connected to respective ones of the base pads of the first set of a respective one of the first conductive patterns. The transposer pads of the second set, the base pads of the first set, and the conductive contacts are themselves preferably arranged in identical patterns. The chip stack further preferably comprises a layer of flux/underfill (also referred to as a “no flow-fluxing underfill”) disposed between the bottom surface of the body of each of the integrated circuit chips and respective ones of the top surfaces of the base substrates. Each layer of flux/underfill is preferably spread over the base pads of the first set of a respective one of the first conductive patterns. The body of each of the integrated circuit chips and the interconnect frame are preferably sized relative to each other such that the top surface of the body of the integrated circuit chip electrically connected to the lower base panel and at least partially circumvented by the interconnect frame does not protrude beyond the top surface thereof. The integrated circuit chips are preferably selected from the group consisting of a BGA device, a fine pitch BGA device, a CSP device, and a flip chip device. Further, the transposer and base substrates are each preferably fabricated from a polyamide or other suitable circuit board material which may be as thin as about0.010 inches.
- Those of ordinary skill in the art will recognize that a chip stack of the present invention may be assembled to include more than two base layers, more than one interconnect frame, and more than two integrated circuit chips. In this respect, a multiplicity of additional interconnect frames, base layers, and integrated circuit chips may be included in the chip stack, with the second conductive pattern of each of the interconnect frames being electrically connected to the first conductive patterns of any adjacent pair of base layers, and each of the integrated circuit chips being electrically connected to the first conductive pattern of a respective one of the base layers.
- Further in accordance with the present invention, there is provided a method of assembling a chip stack. The method comprises the initial step of electrically connecting an integrated circuit chip to a first conductive pattern of a base layer. Thereafter, a second conductive pattern of an interconnect frame is electrically connected to the first conductive pattern such that the interconnect frame at least partially circumvents the integrated circuit chip. Another integrated circuit chip is then electrically connected to the first conductive pattern of another base layer. The first conductive pattern of one of the base layers is then electrically connected to the second conductive pattern of the interconnect frame such that one of the integrated circuit chips is disposed between the base layers. The method may further comprise the step of electrically connecting the first conductive pattern of one of the base layers to a third conductive pattern of a transposer layer. In the present assembly method, a layer of flux/underfill is preferably applied to (i.e., spread over) each of the base layers over portions of the first conductive patterns prior to the electrical connection of respective ones of the integrated circuit chips thereto. All of the electrical connections in the present assembly method are preferably accomplished via soldering.
- Still further in accordance with the present invention, there is provided a method of assembling a chip stack which comprises the initial steps of providing a transposer panel, at least two base panels, and at least one frame panel which each have opposed surfaces and a plurality of conductive pads disposed on the opposed surfaces thereof. A plurality of integrated circuit chips are also provided which each have opposed sides and include conductive contacts disposed on one of the sides thereof. In this assembly method, integrated circuit chips are placed upon each of the base panels such that the conductive contacts of each of the integrated circuit chips are disposed on at least some of the conductive pads of respective ones of the base panels. Thereafter, one of the base panels is stacked upon the transposer panel such that at least some of the conductive pads of the base panel are disposed on at least some of the conductive pads of the transposer panel. The frame panel is then stacked upon the base panel such that at least some of the conductive pads of the frame panel are disposed on at least some of the conductive pads of the base panel. Another base panel is then stacked upon the frame panel such that at least some of the conductive pads of the base panel are disposed on at least some of the conductive of the frame panel.
- The assembly method further comprises bonding the conductive contacts of the integrated circuit chips to at least some of the conductive pads of the base panel upon which the integrated circuit chips are positioned, bonding at least some of the conductive pads of one of the base panels to at least some of the conductive pads of the transposer panel, and bonding at least some of the conductive pads of the frame panel to at least some of the conductive pads of each of the base panels. The assembly method may further comprise the steps of stacking spacer sheets between one of the base panels and the transposer panel, and between the frame panel and each of the base panels. The spacer sheets each have opposed surfaces and a plurality of openings disposed therein. When stacked between the base and transposer panels and between the frame and base panels, the openings of the spacer sheets are aligned with the conductive pads of such panels.
- These, as well as other features of the present invention, will become more apparent upon reference to the drawings wherein:
- FIG. 1 is a top perspective view of a chip stack constructed in accordance with the present invention;
- FIG. 2 is an exploded view of the chip stack shown in FIG. 1;
- FIG. 3 is an exploded view of the various components which are stacked upon each other in accordance with a preferred method of assembling the chip stack of the present invention;
- FIG. 4 is a partial cross-sectional view of the components shown in FIG. 3 as stacked upon each other prior to a solder reflow step of the present assembly method;
- FIG. 4a is an enlargement of the encircled region 4 a shown in FIG. 4;
- FIG. 5 is partial cross-sectional view similar to FIG. 4 illustrating the components shown in FIG. 3 as stacked upon each other subsequent to the completion of the solder reflow step of the present assembly method; and
- FIG. 5a is an enlargement of the encircled region 5 a shown in FIG. 5.
- Referring now to the drawings wherein the showings are for purposes of illustrating a preferred embodiment of the present invention only, and not for purposes of limiting the same, FIG. 1 perspectively illustrates a
chip stack 10 assembled in accordance with the present invention. Thechip stack 10 comprises at least two identically configured base layers 12. Each of the base layers 12 itself comprises a rectangularly configuredbase substrate 14 which defines a generally planartop surface 16, a generally planarbottom surface 18, an opposed pair of longitudinalperipheral edge segments 20, and an opposed pair of lateralperipheral edge segments 22. - Disposed on the
base substrate 14 of eachbase layer 12 is a first conductive pattern which itself preferably comprises a first set ofbase pads 24 and a second set-ofbase pads 26 which are each disposed on thetop surface 16 of thebase substrate 14. Thebase pads 24 of the first set are preferably arranged in a generally rectangular pattern or array in the central portion of thebase substrate 14, with thebase pads 26 of the second set extending linearly along the longitudinal and lateralperipheral edge segments base substrate 14. Thebase pads 24 of the first set are electrically connected to respective ones of thebase pads 26 of the second set via conductive traces 28. In addition to thebase pads base layer 12 comprises a third set ofbase pads 30 which is disposed on thebottom surface 18 of thebase substrate 14. Thebase pads 30 of the third set are preferably arranged in an identical pattern to thebase pads 26 of the second set, and extend linearly along the longitudinal and lateralperipheral edge segments base substrate 14 such that each of thebase pads 30 of the third set is aligned with and electrically connected to a respective one of thebase pads 26 of the second set. - As is best seen in FIGS.3-5, each of the
base pads 26 of the second set is electrically connected to a respective one of thebase pads 30 of the third set via a base feed-throughhole 32. Each base feed-throughhole 32 is preferably plugged with a conductive material. The conductive material is preferably selected from the group consisting of nickel, gold, tin, silver epoxy, and combinations thereof. Thebase pads base pads 24 of the first set, each preferably have a generally circular configuration. In this respect, each base feed-throughhole 32 preferably extends axially between each corresponding, coaxially aligned pair of thebase pads base pads base substrate 14 subsequent to the plugging of the base feed-throughholes 32 and are used to cover the opposed, open ends thereof. If the base feedthrough holes 32 were left unplugged, solder coming into contact with thebase pads holes 32 upon the reflow of the solder (which will be discussed below), thus robbing thebase pads chip stack 10. - In addition to the base layers12, the
chip stack 10 of the present invention comprises at least one rectangularly configuredinterconnect frame 34. Theinterconnect frame 34 defines a generally planartop surface 36, a generally planarbottom surface 38, an opposed pair oflongitudinal side sections 40, and an opposed pair oflateral side sections 42. Disposed on theinterconnect frame 34 is a second conductive pattern which itself preferably comprises a first set offrame pads 44 disposed on thetop surface 36, and a second set offrame pads 46 disposed on thebottom surface 38. Theframe pads base pads frame pads lateral side sections interconnect frame 34, with each of theframe pads 44 of the first set being aligned with and electrically connected to a respective one of theframe pads 46 of the second set. As best seen in FIGS. 4(a) and 5(a), similar to the electrical connection of thebase pads frame pads 44 of the first set to a respective one of theframe pads 46 of the second set is preferably accomplished via aframe feedthrough hole 48 which is also preferably plugged with a conductive material. The conductive material is preferably selected from the same group used as the conductive material to plug the base feed-throughholes 32, i.e., nickel, gold, tin, silver epoxy, and combinations thereof. Each of the frame feed-throughholes 48 preferably extends axially between a corresponding, coaxially aligned pair of theframe pads holes 48 preferably occurring prior to the surface plating of theframe pads bottom surfaces interconnect frame 34. - In the preferred embodiment, the
interconnect frame 34 is preferably prepared for use in thechip stack 10 by forming generally semi-spherically shaped solder bumps 50 on each of theframe pads frame pads frame pads solder bump 50 approximately six mils high. As indicated above, theframe pads holes 48 being plugged with the conductive material. If the frame feed-throughholes 48 were left unplugged, each frame feed-throughhole 48 could trap flux or air which would blow out the solder during the reflow cycle used to form the solder bumps 50 on each corresponding, coaxially aligned pair offrame pads - In the
chip stack 10, theinterconnect frame 34 is disposed between the base layers 12, with the second conductive pattern of theinterconnect frame 34 being electrically connected to the first conductive pattern of each of the base layers 12. More particularly, theframe pads 46 of the second set are electrically connected to respective ones of thebase pads 26 of the second set of one of the base layers 12 (i.e., thebase layer 12 immediately below theinterconnect frame 34 in the chip stack 10) , with theframe pads 44 of the first set being electrically connected to respective ones of thebase pads 30 of the third set of one of the base layers 12 (i.e., thebase layer 12 immediately above theinterconnect frame 34 in the chip stack 10). Due to thebase pads frame pads frame pads base pads interconnect frame 34 to the first conductive pattern of each of the adjacent base layers 12 is preferably facilitated via a soldering process which will be described in more detail below. - The
chip stack 10 of the present invention further preferably comprises atransposer layer 52. Thetransposer layer 52 itself comprises a rectangularly configuredtransposer substrate 54 which defines a generally planartop surface 56, a generally planarbottom surface 58, an opposed pair of longitudinalperipheral edge segments 60, and an opposed pair of lateralperipheral edge segments 62. Disposed on thetransposer substrate 54 is a third conductive pattern. The third conductive pattern comprises a first set of transposer pads 64 which are disposed on thetop surface 56 of thetransposer substrate 54, and a second set oftransposer pads 66 which are disposed on thebottom surface 58 thereof. The transposer pads 64 of the first set are electrically connected to respective ones of thetransposer pads 66 of the second set via conductive traces. The transposer pads 64 of the first set are preferably arranged in a pattern which is identical to the patterns of the second and third sets ofbase pads frame pads peripheral edge segments transposer substrate 54. Thetransposer pads 66 of the second set are themselves preferably arranged in a generally rectangular pattern or array in the central portion of thebottom surface 58 of thetransposer substrate 54, with the pattern of thetransposer pads 66 of the second set preferably being identical to the pattern of thebase pads 24 of the first set of each of the base layers 12. - In the preferred embodiment, the
transposer layer 52 is prepared for use in thechip stack 10 by forming generally spherically shapedsolder balls 68 on each of thetransposer pads 66 of the second set. Thesesolder balls 68 are preferably formed by stencil printing solder paste onto each of thetransposer pads 66 of the second set, and thereafter reflowing the solder paste to form thesolder balls 68. The aperture in the stencil used to form thesolder balls 68 is typically larger than each of thetransposer pads 66 and thick enough to deposit sufficient solder to form thesolder balls 68. As seen in FIG. 3, thetransposer layer 52 is also prepared for use in thechip stack 10 by forming generally semi-spherically shaped solder bumps 67 on each of the transposer pads 64 of the first set. These solder bumps 67 are preferably formed in the same manner previously described in relation to the formation of the solder bumps 50 on theframe pads - In the
chip stack 10, the first conductive pattern of one of the base layers 12 (i.e., thelowermost base layer 12 in the chip stack 10) is electrically connected to the third conductive pattern of thetransposer layer 52. More particularly, each of thebase pads 30 of the third set of the lowermost base,layer 12 is electrically connected to a respective one of the transposer pads 64 of the first set. Due to thebase pads 30 of the third set and the transposer pads 64 of the first set being arranged in identical patterns, each of thebase pads 30 of third set is coaxially alignable with a respective one of the transposer pads 64 of the first set, with the electrical connection therebetween preferably being facilitated via soldering as will be discussed in more detail below. - In the
present chip stack 10, thebase pads frame pads transposer pads 64, 66 of the first and second sets are each preferably fabricated from very thin copper having a thickness in the range of from about five microns to about twenty-five microns through the use of conventional etching techniques. Advantageously, the use of thin copper for the various pads and traces 28 allows for etching line widths and spacings down to a pitch of about 4 mils which substantially increases the routing density on each of the base layers 12, as well as thetransposer layer 52. Additionally, thebase substrate 14, theinterconnect frame 34, and thetransposer substrate 54 are each preferably fabricated from either FR-4, polyamide, or some other suitable material which can easily be routed. As indicated above, all of the base feed-throughholes 32 and frame feed-throughholes 48 are plugged with a conductive material prior to the surface plating procedure used to form thebase pads frame pads base substrate 14 and/or thetransposer substrate 54 may be as thin as about 0.010 inches or may be a thicker multilayer structure. - The
chip stack 10 of the present invention further comprises at least two identically configured integratedcircuit chips 70 which are electrically connected to respective ones of the first conductive patterns of the base layers 12. Each of theintegrated circuit chips 70 preferably comprises a rectangularly configuredbody 72 defining a generally planartop surface 74, a generally planar bottom surface 76, an opposed pair oflongitudinal sides 78, and an opposed pair of lateral sides 80. Disposed on the bottom surface 76 of thebody 72 are a plurality of generally spherically shapedconductive contacts 82 which are preferably arranged in a pattern identical to the patterns of thebase pads 24 of the first set and thetransposer pads 66 of the second set. Theconductive contacts 82 of each of theintegrated circuit chips 70 are electrically connected to respective ones of thebase pads 24 of the first set of a respective one of the first conductive patterns of the base layers 12. Due to theconductive contacts 82 andbase pads 24 of each of the first sets being arranged in identical patterns, theconductive contacts 82 of each of theintegrated circuit chips 70 are coaxially alignable with respective ones of thebase pads 24 of the corresponding first set. In each of theintegrated circuit chips 70, solder is preferably pre-applied to each of theconductive contacts 82 thereof. The electrical connection of theconductive contacts 82 of eachintegrated circuit chip 70 to respective ones of thebase pads 24 of the first set of a respective one of the first conductive patterns is preferably accomplished via soldering in a manner which will be discussed in more detail below. Additionally, each of the integrated circuit chips 70 is preferably a BGA (ball grid array) device, though the same may alternatively comprise either a CSP device or a flip chip device. - In the
present chip stack 10, alayer 84 of flux/underfill is preferably disposed between the bottom surface 76 of thebody 72 of each of theintegrated circuit chips 70 and respective ones of thetop surfaces 16 of thebase substrates 14. Eachlayer 84 of the flux/underfill is preferably spread over thebase pads 24 of the first set of a respective one of the first conductive patterns of the base layers 12. Eachlayer 84 substantially encapsulates theconductive contacts 82 of the correspondingintegrated circuit chip 70 when the same is electrically connected to the first conductive pattern of a respective one of the base layers 12. - Prior to the attachment of the
integrated circuit chip 70 to arespective base layer 12, a bakeout cycle is required to drive out the moisture in thebase layer 12 and the correspondingintegrated circuit chip 70. A cycle of approximately eight hours at about 125° Celsius is desirable, which is followed by storage in a dry nitrogen atmosphere until use. The first step in the attachment of theintegrated circuit chip 70 to thecorresponding base layer 12 is the precise deposition of thelayer 84 of an appropriate flux/underfill material over thebase pads 24 of the corresponding first set. Theintegrated circuit chip 70 is then placed over the pad area, squeezing out the flux/underfill material of thelayer 84 to the longitudinal andlateral sides body 72 and seating theconductive contacts 82 onto respective ones of thebase pads 24 of the corresponding first set. If done properly, thelayer 84 of the flux/underfill material, when cured, will have no voids or minimum voids. Thebase layer 12 having the integratedcircuit chip 70 positioned thereupon in the above-described manner is then run through a solder reflow cycle with no dwelling time at an intermediate temperature of approximately 150° Celsius. A post cure cycle to complete the polymerization of thelayer 84 of the flux/underfill material may be required depending on the particular flux/underfill material used in thelayer 84. At this juncture, thebase layer 12 having the integratedcircuit chip 70 electrically connected thereto may be electrically tested. - In the prior art, the standard approach for the attachment or electrical connection of the conductive contacts of a BGA device to an attachment or pad site is to first flux the pad site or conductive contacts of the BGA device, place the BGA device on the pad site in the proper orientation, reflow the solder pre-applied to the conductive contacts of the BGA device to facilitate the electrical connection to the pad site, clean, then underfill and cure. The cleaning step typically requires considerable time since the gap under the bottom surface of the body of the BGA device is very small and very difficult to penetrate with standard cleaning methods. Also, the removal of the cleaning fluid (which is generally water) requires long bakeout times.
- The underfill of an epoxy between the bottom surface of the body of the BGA device and the top surface of the substrate having the pad site thereon is a relatively easy procedure, but is very slow. If a no-clean flux is used for attachment, the residue from the flux typically becomes entrapped within the epoxy underfill and may cause corrosion problems. A subsequent solder reflow process to facilitate the attachment of the chip stack to a main printed circuit board (PCB) often causes the residue flux to vaporize which exerts pressure on the solder joints and could delaminate the structure. Most underfill materials become very hard (i.e., greater than ninety shore D) and are cured at a temperature of less than about 180° Celsius. The solder is solid at this temperature and the underfill encases the solder with no room for expansion. The solder from the conductive contacts of the BGA device expands when molten again, thus exerting pressure which can delaminate the structure. If the chip stack is not subjected to subsequent reflow temperatures when completed, there is no problem. However, the chip stack must be able to withstand the subsequent reflow temperature.
- The flux/underfill material used for the
layer 84 provides both flux and underfill properties with one formulation. As the temperature rises during the solder reflow process which will be discussed below, the flux characteristics of the material aid in the solder process, with extended exposure to the peak solder reflow temperature beginning the polymerization process of the underfill portion of the material. The flux is incorporated into the underfill, thus becoming one compatible material which is cured above the melting point of solder. Thus, there is room within the encased solder for expansion at the reflow temperature. No cleaning steps are required, though careful dispensing of the correct volume and accurate placement of theintegrated circuit chip 70 upon itscorresponding base layer 12 is critical. - The
complete chip stack 10 shown in FIG. 1 includes atransposer layer 52, fourbase layers 12, threeinterconnect frames 34, and four integrated circuit chips 70. The first conductive pattern of thelowermost base layer 12 is electrically connected to the third conductive pattern of thetransposer layer 52 in the above-described manner. Additionally, each of the interconnect frames 34 is disposed or positioned between an adjacent pair of base layers 12, with the second conductive pattern of each of the interconnect frames 34 being electrically connected to the first conductive pattern of such adjacent pair of base layers 12 in the above-described manner. Since theconductive contacts 82 of each of theintegrated circuit chips 70 are electrically connected to respective ones of thebase pads 24 of the first set of respective ones of the first conductive patterns, theintegrated circuit chips 70 other than for the uppermostintegrated circuit chip 70 are disposed between adjacent pairs of the base layers 12 and are each circumvented by a respective one of the interconnect frames 34. Thus, thebodies 72 of theintegrated circuit chips 70 and the interconnect frames 34 are preferably sized relative to each other such that thetop surface 74 of thebody 72 of anintegrated circuit chip 70 which is circumvented by aninterconnect frame 34 does not protrude beyond thetop surface 36 thereof. - As also indicated above, all the various electrical connections within the
chip stack 10 are preferably facilitated via soldering. Thetransposer pads 66 of the second set, which are spherically shaped as indicated above, form a ball grid array on the bottom of thechip stack 10 which is specifically suited for facilitating the attachment of thechip stack 10 to a printed circuit board (PCB). Those of ordinary skill in the art will recognize that thechip stack 10 may be assembled to include fewer or greater than fourbase layers 12, threeinterconnect frames 34, and four integrated circuit chips 70. - Having thus described the structural attributes of the
chip stack 10, the preferred method of assembling the same will now be described with specific reference to FIGS. 3, 4, 4(a), 5 and 5(a). In accordance with the present invention, multiple chip stacks 10 may be concurrently assembled through the use of atransposer panel 86, at least twobase panels 88, at least oneframe panel 90, at least threespacer sheets 92, and a plurality of integrated circuit chips 70. Thetransposer panel 86 is formed to include multiple groups of the first and second sets oftransposer pads 64, 66 with such groups being formed on thetransposer panel 86 in spaced relation to each other. Similarly, each of thebase panels 88 is formed to include multiple groups of the first, second and third sets ofbase pads frame panels 90 each being formed to include multiple groups of the first and second sets offrame pads transposer panel 86 is prepared such that the transposer pads 64 of the first set of each group have the solder bumps 67 formed thereon, with thetransposer pads 66 of the second set of each group having thesolder balls 68 formed thereon. Similarly, each of theframe panels 90 is prepared such that the first and second sets offrame pads spacer sheets 92 are each formed to define a plurality of rectangularly configuredopenings 94, the length and width dimensions of which exceed those of the base andtransposer substrates - In a preferred assembly process, the
integrated circuit chips 70 are electrically connected to respective ones of each of the first sets ofbase pads 24 included on each of thebase panels 88. Such electrical connection is accomplished in the above-described manner. Subsequent to the pre-attachment of theintegrated circuit chips 70 to thebase panels 88, flux/underfill material is dispensed onto each of the solder bumps 67 of thetransposer panel 86, with the flux/underfill material also being dispensed onto all of the solder bumps 50 of each of theframe panels 90. The transposer panel is then cooperatively engaged to a stacking fixture such that thesolder balls 68 face or are directed downwardly. Aspacer sheet 92 is then stacked upon thetransposer panel 86 such that the transposer pads 64 of the first set of each group are aligned with respective ones of theopenings 94 within thespacer sheet 92. Abase panel 88 is then stacked upon thespacer sheet 92 such that thebase pads 30 of the third set of each group face or are directed downwardly and are aligned with respective ones of theopenings 94 and respective ones of the transposer pads 64 of the first set of the corresponding group upon thetransposer panel 86 immediately therebelow. Anotherspacer sheet 92 is then stacked upon thebase panel 88 such that thebase pads openings 94. - In the next step of the assembly process, a
frame panel 90 is stacked upon theuppermost spacer sheet 92 such that thebodies 72 of theintegrated circuit chips 70 are each circumvented by theframe panel 90. Anotherspacer sheet 92 is then stacked upon theframe panel 90 such that theframe pads 44 of the first set of each group are aligned with respective ones of theopenings 94. Anotherbase panel 88 is then stacked upon theuppermost spacer sheet 92 in a manner wherein thebase pads 30 of the third set of each group of suchuppermost base panel 88 are aligned with respective ones of theopenings 94 and respective ones of theframe pads 44 of the first set of the corresponding group upon theframe panel 90 immediately therebelow. As will be recognized, the above-described stacking process may be continued or repeated to form a chip stack having a greater number of electrically interconnected integrated circuit chips 70. - Upon the stacking of the various panels and sheets in the above-described manner, a pressure plate is applied to the top of the stack to maintain such panels and sheets in prescribed orientations relative to each other. The stacked panels and sheets are then subjected to heat at a level sufficient to facilitate the reflow of the solder bumps50, 67. The solder reflow cycle is typically conducted in a temperature range of from about 215° Celsius to about 250° Celsius. Upon the completion of solder reflow process, the individual chip stacks are separated through the use of a router.
- In the preferred assembly method as discussed above, the
spacer sheets 92 are needed only for the solder reflow process, and do not become part of each resultant chip stack formed by the completion of the routing process. The solder bumps 50, 67 are slightly higher than eachspacer sheet 92. Since light pressure is applied to the various panels and sheets during the solder reflow process, the solder bumps 50, 67 collapse, thus making the appropriate electrical connections to the corresponding pads (i.e., thebase pads spacer sheets 92 keep the solder from being squeezed out and bridging to neighboring pads. A spacing of from about four mils to about six mils can be accomplished usingspacer sheets 92 which are fabricated from paper. The paper can be easily punched to form theopenings 94, does not interfere with the routing process, can withstand the solder reflow temperature in the aforementioned range, and is inexpensive. Thepaper spacer sheets 92 would be sized the same as the transposer, base andframe panels openings 94 which are slightly larger than the finished, routed chip stack. With slight pressure being applied to the stacked panels and sheets, the space between the panels and sheets is easily maintained, thus eliminating the necessity to remove thespacer sheets 92 subsequent to the reflow of the solder. As indicated above, thepaper spacer sheets 92 would not interfere with the routing process, and would be removed with the rest of the debris. - The present assembly method has high volume potential, with the use of the flux/underfill material providing localized encapsulation of the
conductive contacts 82 of theintegrated circuit chips 70 and eliminating the need for a cleaning cycle as discussed above. Those of ordinary skill in the art will recognize that atransposer panel 86 need not necessarily be included in the assembly process, since thelowermost base layer 12 in any chip stack may be used as a transposer board to facilitate the mounting or electrical connection of the chip stack to a PCB. In the completed chip stack, the solder joints between each of theintegrated circuit chips 70 and thecorresponding base layer 12 are protected by the flux/underfill material. - Additional modifications and improvements of the present invention may also be apparent to those of ordinary skill in the art. Thus, the particular combination of parts and steps described and illustrated herein is intended to represent only one embodiment of the present invention, and is not intended to serve as limitations of alternative devices and methods within the spirit and scope of the invention.
Claims (28)
1. A chip stack comprising:
at least two base layers, each of the base layers comprising:
a base substrate; and
a first conductive pattern disposed on the base substrate;
a least one interconnect frame having a second conductive pattern disposed thereon, the interconnect frame being disposed between the base layers, with the second conductive pattern being electrically connected to the first conductive pattern of each of the base layers; and
at least two integrated circuit chips electrically connected to respective ones of the first conductive patterns, one of the integrated circuit chips being at least partially circumvented by the interconnect frame and at least partially covered by one of the base layers.
2. A chip stack of claim 1 further comprising:
a transposer layer comprising:
a transposer substrate; and
a third conductive pattern disposed on the transposer substrate;
the first conductive pattern of one of the base layers being electrically connected to the third conductive pattern.
3. The chip stack of claim 2 wherein:
the base substrate defines opposed top and bottom surfaces; and
the first conductive pattern comprises:
a first set of base pads disposed on the top surface of the base substrate;
a second set of base pads disposed on the top surface of the base substrate and electrically connected to respective ones of the base pads of the first set; and
a third set of base pads disposed on the bottom surface of the base substrate and electrically connected to respective ones of the base pads of the second set;
the integrated circuit chips being disposed upon respective ones of the top surfaces of the base substrates and electrically connected to at least some of the base pads of respective ones of the first sets, with the base pads of the second set of one of the base layers being electrically connected to the second conductive pattern, and the base pads of the third set of one of the base layers being electrically connected to the second conductive pattern.
4. The chip stack of claim 3 wherein:
the interconnect frame defines opposed top and bottom surfaces; and
the second conductive pattern comprises:
a first set of frame pads disposed on the top surface of the interconnect frame; and
a second set of frame pads disposed on the bottom surface of the interconnect frame and electrically connected to respective ones of the frame pads of the first set;
the interconnect frame being disposed between the base layers such that the frame pads of the second set are electrically connected to respective ones of the base pads of the second set of one of the base layers, and the frame pads of the first set are electrically connected to respective ones of the base pads of the third set of one of the base layers.
5. The chip stack of claim 4 wherein:
the transposer substrate defines opposed top and bottom surfaces; and
the third conductive pattern comprises:
a first set of transposer pads disposed on the top surface of the transposer substrate; and
a second set of transposer pads disposed on the bottom surface of the transposer substrate and electrically connected to respective ones of the transposer pads of the first set;
the base pads of the third set of one of the base layers being electrically connected to respective ones of the transposer pads of the first set.
6. The chip stack of claim 5 wherein the transposer pads of the first set, the frame pads of the first and second sets, and the base pads of the second and third sets are arranged in identical patterns.
7. The chip stack of claim 6 wherein:
the transposer and base substrates each have a generally rectangular configuration defining opposed pairs of longitudinal and lateral peripheral edge segments;
the interconnect frame has a generally rectangular configuration defining opposed pairs of longitudinal and lateral side sections;
the transposer pads of the first set extend along the longitudinal and lateral peripheral edge segments of the transposer substrate;
the first and second sets of frame pads extend along the longitudinal and lateral side sections of the interconnect frame; and
the second and third sets of base pads extend along the longitudinal and lateral peripheral edge segments of the base substrate.
8. The chip stack of claim 6 wherein each of the transposer pads of the second set has a generally spherical configuration.
9. The chip stack of claim 6 wherein each of the transposer pads of the first set and each of the frame pads of the first and second sets has a generally semi-spherical configuration.
10. The chip stack of claim 6 wherein:
each of the frame pads of the first set is electrically connected to a respective one of the frame pads of the second set via a frame feed-through hole; and
each of the base pads of the second set is electrically connected to a respective one of the base pads of the third set via a base feed-through hole.
11. The chip stack of claim 10 wherein each of the frame and base feed-through holes is plugged with a conductive material.
12. The chip stack of claim 11 wherein the conductive material is selected from the group consisting of:
nickel;
gold;
tin;
silver epoxy; and
combinations thereof.
13. The chip stack of claim 6 wherein the integrated circuit chips each comprise:
a body having opposed, generally planar top and bottom surfaces; and
a plurality of conductive contacts disposed on the bottom surface of the body;
the conductive contacts of each of the integrated circuit chips being electrically connected to respective ones of the base pads of the first set of a respective one of the first conductive patterns.
14. The chip stack of claim 13 wherein the transposer pads of the second set, the base pads of the first set, and the conductive contacts are arranged in identical patterns.
15. The chip stack of claim 13 further comprising a layer of flux/underfill disposed between the bottom surface of the body of each of the integrated circuit chips and respective ones of the top surfaces of the base substrates.
16. The chip stack of claim 13 wherein the body of each of the integrated circuit chips and the interconnect frame are sized relative to each other such that the top surface of the body of the integrated circuit chip at least partially circumvented by the interconnect frame does not protrude beyond the top surface thereof.
17. The chip stack of claim 13 wherein the integrated circuit chips are each selected from the group consisting of:
a BGA device;
a fine pitch BGA device;
a CSP device; and
a flip chip device.
18. The chip stack of claim 2 wherein the transposer and base substrates are each fabricated from a polyamide.
19. The chip stack of claim 1 further comprising:
a second interconnect frame, the second conductive pattern of which is electrically connected to the first conductive pattern of one of the base layers such that the second interconnect frame at least partially circumvents one the integrated circuit chips;
a third base layer, the first conductive pattern of which is electrically connected to the second conductive pattern of the second interconnect frame such that the third base layer at least partially covers one of the integrated circuit chips; and
a third integrated circuit chip electrically connected to the first conductive pattern of the third base layer.
20. The chip stack of claim 19 further comprising:
a multiplicity of additional interconnect frames, base layers, and integrated circuit chips;
the second conductive pattern of each of the interconnect frames being electrically connected to the first conductive patterns of any adjacent pair of base layers, with each of the integrated circuit chips being electrically connected to the first conductive pattern of a respective one of the base layers.
21. A method of assembling a chip stack, comprising the steps of:
(a) electrically connecting an integrated circuit chip to a first conductive pattern of a base layer;
(b) electrically connecting a second conductive pattern of an interconnect frame to the first conductive pattern such the interconnect frame at least partially circumvents the integrated circuit chip;
(c) electrically connecting another integrated circuit chip to the first conductive pattern of another base layer; and
(d) electrically connecting the first conductive pattern of one of the base layers to the second conductive pattern of the interconnect frame such that one of the integrated circuit chips is disposed between the base layers.
22. The method of claim 21 further comprising the step of:
(e) electrically connecting the first conductive pattern of one of the base layers to a third conductive pattern of a transposer layer.
23. The method of claim 21 wherein steps (a) and (c) each comprise applying a layer of flux/underfill to each of the base layers over portions of the first conductive patterns prior to the electrical connection of respective ones of the integrated circuit chips thereto.
24. The method of claim 22 wherein steps (a)-(e) are accomplished via soldering.
25. A method of assembling a chip stack, comprising the steps of:
(a) providing a transposer panel which has opposed surfaces and a plurality of conductive pads disposed on the opposed surfaces thereof;
(b) providing at least two base panels which each have opposed surfaces and a plurality of conductive pads disposed on the opposed surfaces thereof;
(c) providing at least one frame panel which has opposed surfaces and a plurality of conductive pads disposed on the opposed surfaces thereof;
(d) providing a plurality of integrated circuit chips which each have opposed sides and a plurality of conductive contacts disposed on one of the sides thereof;
(e) placing integrated circuit chips upon each of the base panels such that the conductive contacts of each of the integrated circuit chips are disposed on at least some of the conductive pads of respective ones of the base panels;
(f) stacking one of the base panels upon the transposer panel such that at least some of the conductive pads of the base panel are disposed on at least some of the conductive pads of the transposer panel;
(g) stacking the frame panel upon the base panel such that at least some of the conductive pads of the frame panel are disposed on at least some of the conductive pads of the base panel; and
(h) stacking another base panel upon the frame panel such that at least some of the conductive pads of the base panel are disposed on at least some of the conductive pads of the frame panel.
26. The method of claim 25 wherein steps (g) and (h) are repeated at least once subsequent to step (h).
27. The method of claim 25 further comprising the step of:
(i) bonding the conductive contacts of the integrated circuit chips to at least some of the conductive pads of the base panel upon which the integrated circuit chips are positioned, bonding at least some of the conductive pads of one of the base panels to at least some of the conductive pads of the transposer panel, and bonding at least some of the conductive pads of the frame panel to at least some of the conductive pads of each of the base panels.
28. The method of claim 25 wherein at least three spacer sheets are also provided which each have opposed surfaces and a plurality of openings disposed therein, and:
step (f) comprises stacking one of the spacer sheets upon the transposer panel and stacking the base panel upon the spacer sheet such that the conductive pads of the transposer and base panels are aligned with respective ones of the openings;
step (g) comprises stacking another spacer sheet upon the base panel and stacking the frame panel upon the spacer sheet such that the conductive pads of the base and frame panels are aligned with respective ones of the openings; and
step (h) comprises stacking another spacer sheet upon the frame panel and stacking the base panel upon the spacer sheet such that the conductive pads of the frame and base panels are aligned with respective ones of the openings.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/290,994 US20030064548A1 (en) | 2000-06-21 | 2002-11-08 | Panel stacking of BGA devices to form three-dimensional modules |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/598,343 US6404043B1 (en) | 2000-06-21 | 2000-06-21 | Panel stacking of BGA devices to form three-dimensional modules |
US09/922,977 US6544815B2 (en) | 2000-06-21 | 2001-08-06 | Panel stacking of BGA devices to form three-dimensional modules |
US10/290,994 US20030064548A1 (en) | 2000-06-21 | 2002-11-08 | Panel stacking of BGA devices to form three-dimensional modules |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/922,977 Continuation US6544815B2 (en) | 2000-06-21 | 2001-08-06 | Panel stacking of BGA devices to form three-dimensional modules |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030064548A1 true US20030064548A1 (en) | 2003-04-03 |
Family
ID=24395181
Family Applications (7)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/598,343 Expired - Lifetime US6404043B1 (en) | 2000-06-21 | 2000-06-21 | Panel stacking of BGA devices to form three-dimensional modules |
US09/826,621 Expired - Lifetime US6472735B2 (en) | 2000-06-21 | 2001-04-05 | Three-dimensional memory stacking using anisotropic epoxy interconnections |
US09/922,977 Expired - Lifetime US6544815B2 (en) | 2000-06-21 | 2001-08-06 | Panel stacking of BGA devices to form three-dimensional modules |
US10/017,553 Expired - Lifetime US6566746B2 (en) | 2000-06-21 | 2001-12-14 | Panel stacking of BGA devices to form three-dimensional modules |
US10/092,073 Abandoned US20020094603A1 (en) | 2000-06-21 | 2002-03-06 | Three-dimensional memory stacking using anisotropic epoxy interconnections |
US10/290,994 Abandoned US20030064548A1 (en) | 2000-06-21 | 2002-11-08 | Panel stacking of BGA devices to form three-dimensional modules |
US10/316,566 Expired - Lifetime US6878571B2 (en) | 2000-06-21 | 2002-12-11 | Panel stacking of BGA devices to form three-dimensional modules |
Family Applications Before (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/598,343 Expired - Lifetime US6404043B1 (en) | 2000-06-21 | 2000-06-21 | Panel stacking of BGA devices to form three-dimensional modules |
US09/826,621 Expired - Lifetime US6472735B2 (en) | 2000-06-21 | 2001-04-05 | Three-dimensional memory stacking using anisotropic epoxy interconnections |
US09/922,977 Expired - Lifetime US6544815B2 (en) | 2000-06-21 | 2001-08-06 | Panel stacking of BGA devices to form three-dimensional modules |
US10/017,553 Expired - Lifetime US6566746B2 (en) | 2000-06-21 | 2001-12-14 | Panel stacking of BGA devices to form three-dimensional modules |
US10/092,073 Abandoned US20020094603A1 (en) | 2000-06-21 | 2002-03-06 | Three-dimensional memory stacking using anisotropic epoxy interconnections |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/316,566 Expired - Lifetime US6878571B2 (en) | 2000-06-21 | 2002-12-11 | Panel stacking of BGA devices to form three-dimensional modules |
Country Status (2)
Country | Link |
---|---|
US (7) | US6404043B1 (en) |
WO (1) | WO2001099187A1 (en) |
Cited By (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060050498A1 (en) * | 2004-09-03 | 2006-03-09 | Staktek Group L.P. | Die module system and method |
US20060250780A1 (en) * | 2005-05-06 | 2006-11-09 | Staktek Group L.P. | System component interposer |
US20070241446A1 (en) * | 2002-11-08 | 2007-10-18 | Amkor Technology, Inc. | Two-sided wafer escape package |
US20090166842A1 (en) * | 2001-03-27 | 2009-07-02 | Hyung Ju Lee | Leadframe for semiconductor package |
US7572681B1 (en) * | 2005-12-08 | 2009-08-11 | Amkor Technology, Inc. | Embedded electronic component package |
US7656678B2 (en) | 2001-10-26 | 2010-02-02 | Entorian Technologies, Lp | Stacked module systems |
US7687899B1 (en) | 2007-08-07 | 2010-03-30 | Amkor Technology, Inc. | Dual laminate package structure with embedded elements |
US7692286B1 (en) | 2002-11-08 | 2010-04-06 | Amkor Technology, Inc. | Two-sided fan-out wafer escape package |
US7723852B1 (en) | 2008-01-21 | 2010-05-25 | Amkor Technology, Inc. | Stacked semiconductor package and method of making same |
US7732899B1 (en) | 2005-12-02 | 2010-06-08 | Amkor Technology, Inc. | Etch singulated semiconductor package |
US7737549B2 (en) | 2004-09-03 | 2010-06-15 | Entorian Technologies Lp | Circuit module with thermal casing systems |
US7760513B2 (en) | 2004-09-03 | 2010-07-20 | Entorian Technologies Lp | Modified core for circuit module system and method |
US7768135B1 (en) | 2008-04-17 | 2010-08-03 | Amkor Technology, Inc. | Semiconductor package with fast power-up cycle and method of making same |
US7777351B1 (en) | 2007-10-01 | 2010-08-17 | Amkor Technology, Inc. | Thin stacked interposer package |
US7808084B1 (en) | 2008-05-06 | 2010-10-05 | Amkor Technology, Inc. | Semiconductor package with half-etched locking features |
US7847392B1 (en) | 2008-09-30 | 2010-12-07 | Amkor Technology, Inc. | Semiconductor device including leadframe with increased I/O |
US7847386B1 (en) | 2007-11-05 | 2010-12-07 | Amkor Technology, Inc. | Reduced size stacked semiconductor package and method of making the same |
US7875963B1 (en) | 2008-11-21 | 2011-01-25 | Amkor Technology, Inc. | Semiconductor device including leadframe having power bars and increased I/O |
US7902660B1 (en) | 2006-05-24 | 2011-03-08 | Amkor Technology, Inc. | Substrate for semiconductor device and manufacturing method thereof |
US7956453B1 (en) | 2008-01-16 | 2011-06-07 | Amkor Technology, Inc. | Semiconductor package with patterning layer and method of making same |
US7960818B1 (en) | 2009-03-04 | 2011-06-14 | Amkor Technology, Inc. | Conformal shield on punch QFN semiconductor package |
US7982298B1 (en) | 2008-12-03 | 2011-07-19 | Amkor Technology, Inc. | Package in package semiconductor device |
US7989933B1 (en) | 2008-10-06 | 2011-08-02 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
US8008758B1 (en) | 2008-10-27 | 2011-08-30 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe |
US8026589B1 (en) | 2009-02-23 | 2011-09-27 | Amkor Technology, Inc. | Reduced profile stackable semiconductor package |
US8058715B1 (en) | 2009-01-09 | 2011-11-15 | Amkor Technology, Inc. | Package in package device for RF transceiver module |
US8067821B1 (en) | 2008-04-10 | 2011-11-29 | Amkor Technology, Inc. | Flat semiconductor package with half package molding |
US8072050B1 (en) | 2008-11-18 | 2011-12-06 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including passive device |
US8089159B1 (en) | 2007-10-03 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor package with increased I/O density and method of making the same |
US8089145B1 (en) | 2008-11-17 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor device including increased capacity leadframe |
US8125064B1 (en) | 2008-07-28 | 2012-02-28 | Amkor Technology, Inc. | Increased I/O semiconductor package and method of making same |
US8184453B1 (en) | 2008-07-31 | 2012-05-22 | Amkor Technology, Inc. | Increased capacity semiconductor package |
US8294276B1 (en) | 2010-05-27 | 2012-10-23 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US8304866B1 (en) | 2007-07-10 | 2012-11-06 | Amkor Technology, Inc. | Fusion quad flat semiconductor package |
US8318287B1 (en) | 1998-06-24 | 2012-11-27 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
US8324511B1 (en) | 2010-04-06 | 2012-12-04 | Amkor Technology, Inc. | Through via nub reveal method and structure |
US8390130B1 (en) | 2011-01-06 | 2013-03-05 | Amkor Technology, Inc. | Through via recessed reveal structure and method |
US8441110B1 (en) | 2006-06-21 | 2013-05-14 | Amkor Technology, Inc. | Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package |
US8440554B1 (en) | 2010-08-02 | 2013-05-14 | Amkor Technology, Inc. | Through via connected backside embedded circuit features structure and method |
US8487420B1 (en) | 2008-12-08 | 2013-07-16 | Amkor Technology, Inc. | Package in package semiconductor device with film over wire |
US8487445B1 (en) | 2010-10-05 | 2013-07-16 | Amkor Technology, Inc. | Semiconductor device having through electrodes protruding from dielectric layer |
US20130201648A1 (en) * | 2012-02-08 | 2013-08-08 | Universal Global Scientific Industrial Co., Ltd. | Stacked substrate structure |
US8552548B1 (en) | 2011-11-29 | 2013-10-08 | Amkor Technology, Inc. | Conductive pad on protruding through electrode semiconductor device |
US8575742B1 (en) | 2009-04-06 | 2013-11-05 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including power bars |
US8648450B1 (en) | 2011-01-27 | 2014-02-11 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands |
US8674485B1 (en) | 2010-12-08 | 2014-03-18 | Amkor Technology, Inc. | Semiconductor device including leadframe with downsets |
US8680656B1 (en) | 2009-01-05 | 2014-03-25 | Amkor Technology, Inc. | Leadframe structure for concentrated photovoltaic receiver package |
US8791501B1 (en) | 2010-12-03 | 2014-07-29 | Amkor Technology, Inc. | Integrated passive device structure and method |
US8796561B1 (en) | 2009-10-05 | 2014-08-05 | Amkor Technology, Inc. | Fan out build up substrate stackable package and method |
US8937381B1 (en) | 2009-12-03 | 2015-01-20 | Amkor Technology, Inc. | Thin stackable package and method |
US9048298B1 (en) | 2012-03-29 | 2015-06-02 | Amkor Technology, Inc. | Backside warpage control structure and fabrication method |
US9129943B1 (en) | 2012-03-29 | 2015-09-08 | Amkor Technology, Inc. | Embedded component package and fabrication method |
US9184118B2 (en) | 2013-05-02 | 2015-11-10 | Amkor Technology Inc. | Micro lead frame structure having reinforcing portions and method |
US9184148B2 (en) | 2013-10-24 | 2015-11-10 | Amkor Technology, Inc. | Semiconductor package and method therefor |
US9631481B1 (en) | 2011-01-27 | 2017-04-25 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
US9673122B2 (en) | 2014-05-02 | 2017-06-06 | Amkor Technology, Inc. | Micro lead frame structure having reinforcing portions and method |
US9691734B1 (en) | 2009-12-07 | 2017-06-27 | Amkor Technology, Inc. | Method of forming a plurality of electronic component packages |
US9704725B1 (en) | 2012-03-06 | 2017-07-11 | Amkor Technology, Inc. | Semiconductor device with leadframe configured to facilitate reduced burr formation |
US10811341B2 (en) | 2009-01-05 | 2020-10-20 | Amkor Technology Singapore Holding Pte Ltd. | Semiconductor device with through-mold via |
Families Citing this family (264)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6525414B2 (en) * | 1997-09-16 | 2003-02-25 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device including a wiring board and semiconductor elements mounted thereon |
EP1196014B1 (en) * | 1999-07-09 | 2006-01-04 | Fujitsu Limited | Printed wiring board unit, hierarchical mounting auxiliary substrate and electronic apparatus |
TW472330B (en) * | 1999-08-26 | 2002-01-11 | Toshiba Corp | Semiconductor device and the manufacturing method thereof |
US6713854B1 (en) | 2000-10-16 | 2004-03-30 | Legacy Electronics, Inc | Electronic circuit module with a carrier having a mounting pad array |
US7102892B2 (en) * | 2000-03-13 | 2006-09-05 | Legacy Electronics, Inc. | Modular integrated circuit chip carrier |
GB0012420D0 (en) * | 2000-05-24 | 2000-07-12 | Ibm | Microcard interposer |
US6404043B1 (en) * | 2000-06-21 | 2002-06-11 | Dense-Pac Microsystems, Inc. | Panel stacking of BGA devices to form three-dimensional modules |
US7298031B1 (en) * | 2000-08-09 | 2007-11-20 | Micron Technology, Inc. | Multiple substrate microelectronic devices and methods of manufacture |
US6607937B1 (en) * | 2000-08-23 | 2003-08-19 | Micron Technology, Inc. | Stacked microelectronic dies and methods for stacking microelectronic dies |
EP1329063A1 (en) * | 2000-10-06 | 2003-07-23 | Irvine Sensors Corporation | High speed multi-stage stacked layers switch |
US7337522B2 (en) * | 2000-10-16 | 2008-03-04 | Legacy Electronics, Inc. | Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips |
JP2002251884A (en) * | 2001-02-21 | 2002-09-06 | Toshiba Corp | Semiconductor memory and system device therefor |
WO2002071819A1 (en) * | 2001-03-07 | 2002-09-12 | Sony Corporation | Land portion of printed wiring board, method for manufacturing printed wiring board, and printed wiring board mounting method |
EP1378152A4 (en) * | 2001-03-14 | 2006-02-01 | Legacy Electronics Inc | A method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips |
US7034386B2 (en) * | 2001-03-26 | 2006-04-25 | Nec Corporation | Thin planar semiconductor device having electrodes on both surfaces and method of fabricating same |
JP4051893B2 (en) * | 2001-04-18 | 2008-02-27 | 株式会社日立製作所 | Electronics |
JP3999945B2 (en) * | 2001-05-18 | 2007-10-31 | 株式会社東芝 | Manufacturing method of semiconductor device |
US6730536B1 (en) | 2001-06-28 | 2004-05-04 | Amkor Technology, Inc. | Pre-drilled image sensor package fabrication method |
US6433413B1 (en) * | 2001-08-17 | 2002-08-13 | Micron Technology, Inc. | Three-dimensional multichip module |
US6747347B2 (en) * | 2001-08-30 | 2004-06-08 | Micron Technology, Inc. | Multi-chip electronic package and cooling system |
JP2003110091A (en) * | 2001-09-28 | 2003-04-11 | Toshiba Corp | Semiconductor device and method for manufacturing semiconductor device |
JP2003179099A (en) * | 2001-12-12 | 2003-06-27 | Toshiba Corp | Semiconductor device and method of manufacturing the same |
TW511265B (en) * | 2001-12-19 | 2002-11-21 | Via Tech Inc | Manufacturing method of multi-layer packaging substrate |
US6891276B1 (en) * | 2002-01-09 | 2005-05-10 | Bridge Semiconductor Corporation | Semiconductor package device |
WO2003063242A1 (en) * | 2002-01-16 | 2003-07-31 | Alfred E. Mann Foundation For Scientific Research | Space-saving packaging of electronic circuits |
FI119215B (en) | 2002-01-31 | 2008-08-29 | Imbera Electronics Oy | A method for immersing a component in a substrate and an electronic module |
US8455994B2 (en) * | 2002-01-31 | 2013-06-04 | Imbera Electronics Oy | Electronic module with feed through conductor between wiring patterns |
US6635970B2 (en) * | 2002-02-06 | 2003-10-21 | International Business Machines Corporation | Power distribution design method for stacked flip-chip packages |
US7242082B2 (en) | 2002-02-07 | 2007-07-10 | Irvine Sensors Corp. | Stackable layer containing ball grid array package |
US6657311B1 (en) * | 2002-05-16 | 2003-12-02 | Texas Instruments Incorporated | Heat dissipating flip-chip ball grid array |
KR20040022063A (en) * | 2002-09-06 | 2004-03-11 | 주식회사 유니세미콘 | A stack semiconductor package and it's manufacture method |
TWI290365B (en) * | 2002-10-15 | 2007-11-21 | United Test Ct Inc | Stacked flip-chip package |
TW567601B (en) * | 2002-10-18 | 2003-12-21 | Siliconware Precision Industries Co Ltd | Module device of stacked semiconductor package and method for fabricating the same |
JP4035034B2 (en) * | 2002-11-29 | 2008-01-16 | 株式会社ルネサステクノロジ | Semiconductor device and manufacturing method thereof |
US6856010B2 (en) * | 2002-12-05 | 2005-02-15 | Staktek Group L.P. | Thin scale outline package |
US6841883B1 (en) * | 2003-03-31 | 2005-01-11 | Micron Technology, Inc. | Multi-dice chip scale semiconductor components and wafer level methods of fabrication |
US20040207990A1 (en) * | 2003-04-21 | 2004-10-21 | Rose Andrew C. | Stair-step signal routing |
US7145226B2 (en) | 2003-06-30 | 2006-12-05 | Intel Corporation | Scalable microelectronic package using conductive risers |
DE10334575B4 (en) * | 2003-07-28 | 2007-10-04 | Infineon Technologies Ag | Electronic component and use and method for producing the same |
EP1652233A4 (en) * | 2003-08-08 | 2009-11-25 | Aprolase Dev Co Llc | Stackable layers containing ball grid array packages |
FI20031341A (en) * | 2003-09-18 | 2005-03-19 | Imbera Electronics Oy | Method for manufacturing an electronic module |
US7425759B1 (en) * | 2003-11-20 | 2008-09-16 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bumped terminal and filler |
US7095104B2 (en) * | 2003-11-21 | 2006-08-22 | International Business Machines Corporation | Overlap stacking of center bus bonded memory chips for double density and method of manufacturing the same |
DE10360708B4 (en) * | 2003-12-19 | 2008-04-10 | Infineon Technologies Ag | Semiconductor module with a semiconductor stack, rewiring plate, and method of making the same |
US7126829B1 (en) * | 2004-02-09 | 2006-10-24 | Pericom Semiconductor Corp. | Adapter board for stacking Ball-Grid-Array (BGA) chips |
US7345359B2 (en) * | 2004-03-05 | 2008-03-18 | Intel Corporation | Integrated circuit package with chip-side signal connections |
JP4844392B2 (en) * | 2004-05-21 | 2011-12-28 | 日本電気株式会社 | Semiconductor device and wiring board |
JP2006041438A (en) * | 2004-07-30 | 2006-02-09 | Shinko Electric Ind Co Ltd | Semiconductor chip built-in substrate, and its manufacturing method |
US20060053345A1 (en) * | 2004-09-03 | 2006-03-09 | Staktek Group L.P. | Thin module system and method |
KR100669830B1 (en) * | 2004-11-16 | 2007-04-16 | 삼성전자주식회사 | Stack package using acf |
US20060108676A1 (en) * | 2004-11-22 | 2006-05-25 | Punzalan Nelson V Jr | Multi-chip package using an interposer |
JP4433298B2 (en) * | 2004-12-16 | 2010-03-17 | パナソニック株式会社 | Multistage semiconductor module |
JP4504798B2 (en) * | 2004-12-16 | 2010-07-14 | パナソニック株式会社 | Multistage semiconductor module |
WO2006076381A2 (en) * | 2005-01-12 | 2006-07-20 | Legacy Electronics, Inc. | Radial circuit board, system, and methods |
US7745912B2 (en) * | 2005-03-25 | 2010-06-29 | Intel Corporation | Stress absorption layer and cylinder solder joint method and apparatus |
US7545031B2 (en) * | 2005-04-11 | 2009-06-09 | Stats Chippac Ltd. | Multipackage module having stacked packages with asymmetrically arranged die and molding |
JP4520355B2 (en) * | 2005-04-19 | 2010-08-04 | パナソニック株式会社 | Semiconductor module |
TWI284394B (en) * | 2005-05-12 | 2007-07-21 | Advanced Semiconductor Eng | Lid used in package structure and the package structure of having the same |
US7777313B2 (en) * | 2005-06-07 | 2010-08-17 | Analog Devices, Inc. | Electronic package structures and methods |
JP4891994B2 (en) * | 2005-06-30 | 2012-03-07 | シーメンス アクチエンゲゼルシヤフト | Circuit carrier for protecting sensitive electronic device data module against unauthorized operation from outside, and method of detecting unauthorized access to electronic device data module using the same |
BRPI0520345A2 (en) * | 2005-06-30 | 2009-05-05 | Siemens Ag | sensor for a hardware protection system for sensitive electronic data modules that protects against external manipulation |
WO2007008171A2 (en) * | 2005-07-09 | 2007-01-18 | Gautham Viswanadam | Integrated circuit device and method of manufacturing thereof |
CN100447954C (en) * | 2005-10-31 | 2008-12-31 | 胜开科技股份有限公司 | Method for manufacturing metal balls of sphere grid array in semiconductor module |
US7332799B2 (en) * | 2005-12-28 | 2008-02-19 | Tessera, Inc. | Packaged chip having features for improved signal transmission on the package |
JP2007324354A (en) * | 2006-05-31 | 2007-12-13 | Sony Corp | Semiconductor device |
US7468553B2 (en) * | 2006-10-20 | 2008-12-23 | Entorian Technologies, Lp | Stackable micropackages and stacked modules |
US20080150132A1 (en) * | 2006-12-21 | 2008-06-26 | Tom Hu | Stack up pcb substrate for high density interconnect packages |
SG146460A1 (en) * | 2007-03-12 | 2008-10-30 | Micron Technology Inc | Apparatus for packaging semiconductor devices, packaged semiconductor components, methods of manufacturing apparatus for packaging semiconductor devices, and methods of manufacturing semiconductor components |
CN101266965B (en) * | 2007-03-15 | 2010-06-16 | 卓恩民 | Overlapping structure for semiconductor encapsulation body and its making method |
WO2008117213A2 (en) * | 2007-03-23 | 2008-10-02 | Koninklijke Philips Electronics N.V. | An assembly of at least two printed circuit boards and a method of assembling at least two printed circuit boards |
US20080241991A1 (en) * | 2007-03-26 | 2008-10-02 | National Semiconductor Corporation | Gang flipping for flip-chip packaging |
ITMI20070933A1 (en) * | 2007-05-08 | 2008-11-09 | St Microelectronics Srl | MULTI PIASTRINA ELECTRONIC SYSTEM |
JP2008306105A (en) * | 2007-06-11 | 2008-12-18 | Oki Electric Ind Co Ltd | Method for manufacturing semiconductor device |
JP4986738B2 (en) * | 2007-06-27 | 2012-07-25 | 新光電気工業株式会社 | Semiconductor package and semiconductor device using the same |
US7714426B1 (en) | 2007-07-07 | 2010-05-11 | Keith Gann | Ball grid array package format layers and structure |
US7619305B2 (en) * | 2007-08-15 | 2009-11-17 | Powertech Technology Inc. | Semiconductor package-on-package (POP) device avoiding crack at solder joints of micro contacts during package stacking |
US7892885B2 (en) * | 2007-10-30 | 2011-02-22 | International Business Machines Corporation | Techniques for modular chip fabrication |
JP2009135398A (en) * | 2007-11-29 | 2009-06-18 | Ibiden Co Ltd | Combination substrate |
US20090140408A1 (en) * | 2007-11-30 | 2009-06-04 | Taewoo Lee | Integrated circuit package-on-package system with stacking via interconnect |
KR101364538B1 (en) * | 2007-12-12 | 2014-02-18 | 삼성전자주식회사 | Method for mounting electronic components of at least two types and apparatus for performing the method |
US7791175B2 (en) * | 2007-12-20 | 2010-09-07 | Mosaid Technologies Incorporated | Method for stacking serially-connected integrated circuits and multi-chip device made from same |
US20090160039A1 (en) * | 2007-12-20 | 2009-06-25 | National Semiconductor Corporation | Method and leadframe for packaging integrated circuits |
US8399973B2 (en) | 2007-12-20 | 2013-03-19 | Mosaid Technologies Incorporated | Data storage and stackable configurations |
US8618669B2 (en) * | 2008-01-09 | 2013-12-31 | Ibiden Co., Ltd. | Combination substrate |
US8384203B2 (en) * | 2008-07-18 | 2013-02-26 | United Test And Assembly Center Ltd. | Packaging structural member |
US11302617B2 (en) * | 2008-09-06 | 2022-04-12 | Broadpak Corporation | Scalable semiconductor interposer integration |
KR20100033012A (en) * | 2008-09-19 | 2010-03-29 | 주식회사 하이닉스반도체 | Semiconductor package and stacked semiconductor package having the same |
JP5185062B2 (en) * | 2008-10-21 | 2013-04-17 | パナソニック株式会社 | Multilayer semiconductor device and electronic device |
FR2939963B1 (en) * | 2008-12-11 | 2011-08-05 | St Microelectronics Grenoble | METHOD FOR MANUFACTURING SEMICONDUCTOR COMPONENT CARRIER, SUPPORT AND SEMICONDUCTOR DEVICE |
US7894230B2 (en) | 2009-02-24 | 2011-02-22 | Mosaid Technologies Incorporated | Stacked semiconductor devices including a master device |
US8510244B2 (en) | 2009-03-20 | 2013-08-13 | ISC8 Inc. | Apparatus comprising artificial neuronal assembly |
TWI395317B (en) * | 2009-05-15 | 2013-05-01 | Ind Tech Res Inst | Stacked-chip packaging structure and fabrication method thereof |
MY160276A (en) * | 2009-08-18 | 2017-02-28 | Multitest Elektronische Systeme Gmbh | An elastic unit as a separate elastic member to be mounted at an elastic unit receiving section of an align fixture |
US11374118B2 (en) | 2009-10-12 | 2022-06-28 | Monolithic 3D Inc. | Method to form a 3D integrated circuit |
US10910364B2 (en) | 2009-10-12 | 2021-02-02 | Monolitaic 3D Inc. | 3D semiconductor device |
US10366970B2 (en) | 2009-10-12 | 2019-07-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10354995B2 (en) | 2009-10-12 | 2019-07-16 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US10043781B2 (en) | 2009-10-12 | 2018-08-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10388863B2 (en) | 2009-10-12 | 2019-08-20 | Monolithic 3D Inc. | 3D memory device and structure |
US10157909B2 (en) | 2009-10-12 | 2018-12-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11018133B2 (en) | 2009-10-12 | 2021-05-25 | Monolithic 3D Inc. | 3D integrated circuit |
WO2011077968A1 (en) * | 2009-12-22 | 2011-06-30 | 株式会社村田製作所 | Circuit module manufacturing method, circuit module, and electronic apparatus provided with circuit module |
TWI470749B (en) * | 2009-12-23 | 2015-01-21 | Ind Tech Res Inst | Thermal conductive and electrical insulation complex film and chip package structure utilizing the same |
TWI395310B (en) * | 2010-04-29 | 2013-05-01 | Advanced Semiconductor Eng | Substrate, semiconductor package using the same and manufacturing method thereof |
DE102011079278B4 (en) | 2010-07-15 | 2023-02-16 | Ifm Electronic Gmbh | 3D electronic module |
US10217667B2 (en) | 2011-06-28 | 2019-02-26 | Monolithic 3D Inc. | 3D semiconductor device, fabrication method and system |
US8362602B2 (en) * | 2010-08-09 | 2013-01-29 | Headway Technologies, Inc. | Layered chip package and method of manufacturing same |
US10497713B2 (en) | 2010-11-18 | 2019-12-03 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11482440B2 (en) | 2010-12-16 | 2022-10-25 | Monolithic 3D Inc. | 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits |
US11315980B1 (en) | 2010-10-11 | 2022-04-26 | Monolithic 3D Inc. | 3D semiconductor device and structure with transistors |
US11227897B2 (en) | 2010-10-11 | 2022-01-18 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11024673B1 (en) | 2010-10-11 | 2021-06-01 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10290682B2 (en) | 2010-10-11 | 2019-05-14 | Monolithic 3D Inc. | 3D IC semiconductor device and structure with stacked memory |
US10896931B1 (en) | 2010-10-11 | 2021-01-19 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11600667B1 (en) | 2010-10-11 | 2023-03-07 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US11257867B1 (en) | 2010-10-11 | 2022-02-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with oxide bonds |
US11018191B1 (en) | 2010-10-11 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11469271B2 (en) | 2010-10-11 | 2022-10-11 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US11158674B2 (en) | 2010-10-11 | 2021-10-26 | Monolithic 3D Inc. | Method to produce a 3D semiconductor device and structure |
US11164898B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11694922B2 (en) | 2010-10-13 | 2023-07-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11869915B2 (en) | 2010-10-13 | 2024-01-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11133344B2 (en) | 2010-10-13 | 2021-09-28 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11929372B2 (en) | 2010-10-13 | 2024-03-12 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11043523B1 (en) | 2010-10-13 | 2021-06-22 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11855114B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US10679977B2 (en) | 2010-10-13 | 2020-06-09 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US10998374B1 (en) | 2010-10-13 | 2021-05-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11063071B1 (en) | 2010-10-13 | 2021-07-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US11404466B2 (en) | 2010-10-13 | 2022-08-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11605663B2 (en) | 2010-10-13 | 2023-03-14 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11437368B2 (en) | 2010-10-13 | 2022-09-06 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US10943934B2 (en) | 2010-10-13 | 2021-03-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11855100B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11163112B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US11327227B2 (en) | 2010-10-13 | 2022-05-10 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US10833108B2 (en) | 2010-10-13 | 2020-11-10 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US10978501B1 (en) | 2010-10-13 | 2021-04-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US11901210B2 (en) | 2010-11-18 | 2024-02-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11164770B1 (en) | 2010-11-18 | 2021-11-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11735462B2 (en) | 2010-11-18 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11495484B2 (en) | 2010-11-18 | 2022-11-08 | Monolithic 3D Inc. | 3D semiconductor devices and structures with at least two single-crystal layers |
US11004719B1 (en) | 2010-11-18 | 2021-05-11 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11482439B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors |
US11211279B2 (en) | 2010-11-18 | 2021-12-28 | Monolithic 3D Inc. | Method for processing a 3D integrated circuit and structure |
US11615977B2 (en) | 2010-11-18 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11862503B2 (en) | 2010-11-18 | 2024-01-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11031275B2 (en) | 2010-11-18 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11569117B2 (en) | 2010-11-18 | 2023-01-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11521888B2 (en) | 2010-11-18 | 2022-12-06 | Monolithic 3D Inc. | 3D semiconductor device and structure with high-k metal gate transistors |
US11355380B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | Methods for producing 3D semiconductor memory device and structure utilizing alignment marks |
US11854857B1 (en) | 2010-11-18 | 2023-12-26 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11923230B1 (en) | 2010-11-18 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11355381B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11508605B2 (en) | 2010-11-18 | 2022-11-22 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11482438B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11018042B1 (en) | 2010-11-18 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11804396B2 (en) | 2010-11-18 | 2023-10-31 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11121021B2 (en) | 2010-11-18 | 2021-09-14 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11107721B2 (en) | 2010-11-18 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with NAND logic |
US11094576B1 (en) | 2010-11-18 | 2021-08-17 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11784082B2 (en) | 2010-11-18 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11610802B2 (en) | 2010-11-18 | 2023-03-21 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes |
US11443971B2 (en) | 2010-11-18 | 2022-09-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US9865310B2 (en) * | 2011-02-24 | 2018-01-09 | Interconnect Systems, Inc. | High density memory modules |
US8558369B2 (en) * | 2011-03-25 | 2013-10-15 | Stats Chippac Ltd. | Integrated circuit packaging system with interconnects and method of manufacture thereof |
US8945996B2 (en) | 2011-04-12 | 2015-02-03 | Micron Technology, Inc. | Methods of forming circuitry components and methods of forming an array of memory cells |
US20120286416A1 (en) * | 2011-05-11 | 2012-11-15 | Tessera Research Llc | Semiconductor chip package assembly and method for making same |
US10388568B2 (en) | 2011-06-28 | 2019-08-20 | Monolithic 3D Inc. | 3D semiconductor device and system |
KR101364020B1 (en) | 2011-11-02 | 2014-02-18 | 에스케이하이이엔지 주식회사 | Semiconductor package and the fabriation method thereof |
US11164811B2 (en) | 2012-04-09 | 2021-11-02 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers and oxide-to-oxide bonding |
US11594473B2 (en) | 2012-04-09 | 2023-02-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11476181B1 (en) | 2012-04-09 | 2022-10-18 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11694944B1 (en) | 2012-04-09 | 2023-07-04 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11410912B2 (en) | 2012-04-09 | 2022-08-09 | Monolithic 3D Inc. | 3D semiconductor device with vias and isolation layers |
US11088050B2 (en) | 2012-04-09 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers |
US11735501B1 (en) | 2012-04-09 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US10600888B2 (en) | 2012-04-09 | 2020-03-24 | Monolithic 3D Inc. | 3D semiconductor device |
US11616004B1 (en) | 2012-04-09 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11881443B2 (en) | 2012-04-09 | 2024-01-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
TWI581396B (en) * | 2012-10-17 | 2017-05-01 | 環旭電子股份有限公司 | 3d stacked package structure and method of manufacturing the same |
US11018116B2 (en) | 2012-12-22 | 2021-05-25 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11916045B2 (en) | 2012-12-22 | 2024-02-27 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11217565B2 (en) | 2012-12-22 | 2022-01-04 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11309292B2 (en) | 2012-12-22 | 2022-04-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11063024B1 (en) | 2012-12-22 | 2021-07-13 | Monlithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11784169B2 (en) | 2012-12-22 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11004694B1 (en) | 2012-12-29 | 2021-05-11 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10892169B2 (en) | 2012-12-29 | 2021-01-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10115663B2 (en) | 2012-12-29 | 2018-10-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10651054B2 (en) | 2012-12-29 | 2020-05-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11177140B2 (en) | 2012-12-29 | 2021-11-16 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10903089B1 (en) | 2012-12-29 | 2021-01-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11430668B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US10600657B2 (en) | 2012-12-29 | 2020-03-24 | Monolithic 3D Inc | 3D semiconductor device and structure |
US11087995B1 (en) | 2012-12-29 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11430667B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
JP6118652B2 (en) * | 2013-02-22 | 2017-04-19 | ルネサスエレクトロニクス株式会社 | Semiconductor chip and semiconductor device |
US11869965B2 (en) | 2013-03-11 | 2024-01-09 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US11935949B1 (en) | 2013-03-11 | 2024-03-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US10325651B2 (en) | 2013-03-11 | 2019-06-18 | Monolithic 3D Inc. | 3D semiconductor device with stacked memory |
US8902663B1 (en) | 2013-03-11 | 2014-12-02 | Monolithic 3D Inc. | Method of maintaining a memory state |
US11398569B2 (en) | 2013-03-12 | 2022-07-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11923374B2 (en) | 2013-03-12 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US10840239B2 (en) | 2014-08-26 | 2020-11-17 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11088130B2 (en) | 2014-01-28 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10224279B2 (en) | 2013-03-15 | 2019-03-05 | Monolithic 3D Inc. | Semiconductor device and structure |
JP2014179472A (en) * | 2013-03-15 | 2014-09-25 | Murata Mfg Co Ltd | Module and method for manufacturing the same |
US11487928B2 (en) | 2013-04-15 | 2022-11-01 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11341309B1 (en) | 2013-04-15 | 2022-05-24 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11574109B1 (en) | 2013-04-15 | 2023-02-07 | Monolithic 3D Inc | Automation methods for 3D integrated circuits and devices |
US11720736B2 (en) | 2013-04-15 | 2023-08-08 | Monolithic 3D Inc. | Automation methods for 3D integrated circuits and devices |
US9021414B1 (en) | 2013-04-15 | 2015-04-28 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11270055B1 (en) | 2013-04-15 | 2022-03-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11030371B2 (en) | 2013-04-15 | 2021-06-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
JP6119845B2 (en) * | 2013-04-16 | 2017-04-26 | 株式会社村田製作所 | High frequency component and high frequency module including the same |
JP6216157B2 (en) * | 2013-05-27 | 2017-10-18 | 新光電気工業株式会社 | Electronic component device and manufacturing method thereof |
US9282649B2 (en) * | 2013-10-08 | 2016-03-08 | Cisco Technology, Inc. | Stand-off block |
DE102013221120A1 (en) * | 2013-10-17 | 2015-04-23 | Zf Friedrichshafen Ag | control device |
US10297586B2 (en) | 2015-03-09 | 2019-05-21 | Monolithic 3D Inc. | Methods for processing a 3D semiconductor device |
US11031394B1 (en) | 2014-01-28 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11107808B1 (en) | 2014-01-28 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US20150221570A1 (en) * | 2014-02-04 | 2015-08-06 | Amkor Technology, Inc. | Thin sandwich embedded package |
US11011507B1 (en) | 2015-04-19 | 2021-05-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10825779B2 (en) | 2015-04-19 | 2020-11-03 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10381328B2 (en) | 2015-04-19 | 2019-08-13 | Monolithic 3D Inc. | Semiconductor device and structure |
US11056468B1 (en) | 2015-04-19 | 2021-07-06 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US9401350B1 (en) | 2015-07-29 | 2016-07-26 | Qualcomm Incorporated | Package-on-package (POP) structure including multiple dies |
US11956952B2 (en) | 2015-08-23 | 2024-04-09 | Monolithic 3D Inc. | Semiconductor memory device and structure |
CN115942752A (en) | 2015-09-21 | 2023-04-07 | 莫诺利特斯3D有限公司 | 3D semiconductor device and structure |
US10522225B1 (en) | 2015-10-02 | 2019-12-31 | Monolithic 3D Inc. | Semiconductor device with non-volatile memory |
WO2017069771A1 (en) * | 2015-10-23 | 2017-04-27 | Hewlett-Packard Enterprise | Printed circuit board for receiving a switch chip and transceiver modules |
US11296115B1 (en) | 2015-10-24 | 2022-04-05 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11114464B2 (en) | 2015-10-24 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10418369B2 (en) | 2015-10-24 | 2019-09-17 | Monolithic 3D Inc. | Multi-level semiconductor memory device and structure |
US10847540B2 (en) | 2015-10-24 | 2020-11-24 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11937422B2 (en) | 2015-11-07 | 2024-03-19 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US11114427B2 (en) | 2015-11-07 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor processor and memory device and structure |
JP6572820B2 (en) * | 2016-04-25 | 2019-09-11 | 富士通株式会社 | Power supply structure |
US20180053753A1 (en) * | 2016-08-16 | 2018-02-22 | Freescale Semiconductor, Inc. | Stackable molded packages and methods of manufacture thereof |
US9887167B1 (en) * | 2016-09-19 | 2018-02-06 | Advanced Semiconductor Engineering, Inc. | Embedded component package structure and method of manufacturing the same |
US11251149B2 (en) | 2016-10-10 | 2022-02-15 | Monolithic 3D Inc. | 3D memory device and structure |
US11869591B2 (en) | 2016-10-10 | 2024-01-09 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11329059B1 (en) | 2016-10-10 | 2022-05-10 | Monolithic 3D Inc. | 3D memory devices and structures with thinned single crystal substrates |
US11711928B2 (en) | 2016-10-10 | 2023-07-25 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11930648B1 (en) | 2016-10-10 | 2024-03-12 | Monolithic 3D Inc. | 3D memory devices and structures with metal layers |
US11812620B2 (en) | 2016-10-10 | 2023-11-07 | Monolithic 3D Inc. | 3D DRAM memory devices and structures with control circuits |
EP3355347A1 (en) * | 2017-01-31 | 2018-08-01 | Siemens Aktiengesellschaft | Contacting device for a semiconductor device |
US10665765B2 (en) | 2017-02-10 | 2020-05-26 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and a method of manufacturing the same |
US10319684B2 (en) * | 2017-04-11 | 2019-06-11 | STATS ChipPAC Pte. Ltd. | Dummy conductive structures for EMI shielding |
CN109326586A (en) * | 2018-08-24 | 2019-02-12 | 中国电子科技集团公司第二十九研究所 | A kind of energy supply control module and its manufacturing method |
CN109392253B (en) * | 2018-09-17 | 2020-05-19 | 珠海欧比特电子有限公司 | Improved three-dimensional packaging method |
CN109769345A (en) * | 2019-02-20 | 2019-05-17 | 信利光电股份有限公司 | A kind of High density of PCB lamination |
US10892016B1 (en) | 2019-04-08 | 2021-01-12 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11018156B2 (en) | 2019-04-08 | 2021-05-25 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11763864B2 (en) | 2019-04-08 | 2023-09-19 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures with bit-line pillars |
US11158652B1 (en) | 2019-04-08 | 2021-10-26 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11296106B2 (en) | 2019-04-08 | 2022-04-05 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
KR20210116021A (en) * | 2020-03-17 | 2021-09-27 | 삼성전기주식회사 | Communication module |
US11778748B2 (en) * | 2021-02-19 | 2023-10-03 | Western Digital Technologies, Inc. | Connector for printed circuit board (PCB) memory drive |
CN113438810A (en) * | 2021-05-18 | 2021-09-24 | 深圳市致趣科技有限公司 | Connector manufacturing method, electronic equipment, connector and application |
CN114630491B (en) * | 2022-03-22 | 2023-06-09 | 广东松普微波技术有限公司 | Radio frequency 3D micro-packaging integrated structure, radio frequency packaging device and method thereof |
US20230420351A1 (en) * | 2022-06-28 | 2023-12-28 | Applied Materials, Inc. | Substrate frame design for three-dimensional stacked electronic assemblies |
CN116709642A (en) * | 2023-08-07 | 2023-09-05 | 荣耀终端有限公司 | Circuit board assembly, electronic equipment, frame plate and component integration method |
Citations (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3723977A (en) * | 1969-12-08 | 1973-03-27 | Owens Illinois Inc | Gas discharge panel with photoconductive material |
US3746934A (en) * | 1971-05-06 | 1973-07-17 | Siemens Ag | Stack arrangement of semiconductor chips |
US4851695A (en) * | 1986-09-30 | 1989-07-25 | Siemens Aktiengesellschaft | Optoelectronic coupling element with transparent spacer elements |
US4956694A (en) * | 1988-11-04 | 1990-09-11 | Dense-Pac Microsystems, Inc. | Integrated circuit chip stacking |
US5128831A (en) * | 1991-10-31 | 1992-07-07 | Micron Technology, Inc. | High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias |
US5198888A (en) * | 1987-12-28 | 1993-03-30 | Hitachi, Ltd. | Semiconductor stacked device |
US5201451A (en) * | 1987-03-11 | 1993-04-13 | International Business Machines Corp. | Method and apparatus for mounting a flexible film semiconductor chip carrier on a circuitized substrate |
US5231304A (en) * | 1989-07-27 | 1993-07-27 | Grumman Aerospace Corporation | Framed chip hybrid stacked layer assembly |
US5239447A (en) * | 1991-09-13 | 1993-08-24 | International Business Machines Corporation | Stepped electronic device package |
US5269453A (en) * | 1992-04-02 | 1993-12-14 | Motorola, Inc. | Low temperature method for forming solder bump interconnections to a plated circuit trace |
US5282565A (en) * | 1992-12-29 | 1994-02-01 | Motorola, Inc. | Solder bump interconnection formed using spaced solder deposit and consumable path |
US5284796A (en) * | 1991-09-10 | 1994-02-08 | Fujitsu Limited | Process for flip chip connecting a semiconductor chip |
US5311401A (en) * | 1991-07-09 | 1994-05-10 | Hughes Aircraft Company | Stacked chip assembly and manufacturing method therefor |
US5313096A (en) * | 1992-03-16 | 1994-05-17 | Dense-Pac Microsystems, Inc. | IC chip package having chip attached to and wire bonded within an overlying substrate |
US5324569A (en) * | 1993-02-26 | 1994-06-28 | Hewlett-Packard Company | Composite transversely plastic interconnect for microchip carrier |
US5328087A (en) * | 1993-03-29 | 1994-07-12 | Microelectronics And Computer Technology Corporation | Thermally and electrically conductive adhesive material and method of bonding with same |
US5373189A (en) * | 1992-08-13 | 1994-12-13 | Commissariate A L'energie Atomique | Three-dimensional multichip module |
US5384689A (en) * | 1993-12-20 | 1995-01-24 | Shen; Ming-Tung | Integrated circuit chip including superimposed upper and lower printed circuit boards |
US5435482A (en) * | 1994-02-04 | 1995-07-25 | Lsi Logic Corporation | Integrated circuit having a coplanar solder ball contact array |
US5514907A (en) * | 1995-03-21 | 1996-05-07 | Simple Technology Incorporated | Apparatus for stacking semiconductor chips |
US5544017A (en) * | 1992-08-05 | 1996-08-06 | Fujitsu Limited | Multichip module substrate |
US5600541A (en) * | 1993-12-08 | 1997-02-04 | Hughes Aircraft Company | Vertical IC chip stack with discrete chip carriers formed from dielectric tape |
US5607538A (en) * | 1995-09-07 | 1997-03-04 | Ford Motor Company | Method of manufacturing a circuit assembly |
US5612570A (en) * | 1995-04-13 | 1997-03-18 | Dense-Pac Microsystems, Inc. | Chip stack and method of making same |
US5700715A (en) * | 1994-06-14 | 1997-12-23 | Lsi Logic Corporation | Process for mounting a semiconductor device to a circuit substrate |
US5712767A (en) * | 1994-11-16 | 1998-01-27 | Nec Corporation | Circuit elements mounting |
US5731633A (en) * | 1992-09-16 | 1998-03-24 | Gary W. Hamilton | Thin multichip module |
US5759046A (en) * | 1996-12-30 | 1998-06-02 | International Business Machines Corporation | Dendritic interconnection system |
US5818106A (en) * | 1994-11-29 | 1998-10-06 | Kyocera Corporation | Semiconductor device having a capacitor formed on a surface of a closure |
US5869353A (en) * | 1997-11-17 | 1999-02-09 | Dense-Pac Microsystems, Inc. | Modular panel stacking process |
US5869896A (en) * | 1996-01-29 | 1999-02-09 | International Business Machines Corporation | Packaged electronic module and integral sensor array |
US5930603A (en) * | 1996-12-02 | 1999-07-27 | Fujitsu Limited | Method for producing a semiconductor device |
US5950304A (en) * | 1990-09-24 | 1999-09-14 | Tessera, Inc. | Methods of making semiconductor chip assemblies |
US6057381A (en) * | 1998-07-02 | 2000-05-02 | National Starch And Chemical Investment Holding Corporation | Method of making an electronic component using reworkable underfill encapsulants |
US6313522B1 (en) * | 1998-08-28 | 2001-11-06 | Micron Technology, Inc. | Semiconductor structure having stacked semiconductor devices |
US6376769B1 (en) * | 1999-05-18 | 2002-04-23 | Amerasia International Technology, Inc. | High-density electronic package, and method for making same |
US6544815B2 (en) * | 2000-06-21 | 2003-04-08 | Harlan R. Isaak | Panel stacking of BGA devices to form three-dimensional modules |
US6617671B1 (en) * | 1999-06-10 | 2003-09-09 | Micron Technology, Inc. | High density stackable and flexible substrate-based semiconductor device modules |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US581806A (en) * | 1897-05-04 | botjton | ||
JPS60194548A (en) | 1984-03-16 | 1985-10-03 | Nec Corp | Chip carrier |
US4902857A (en) * | 1988-12-27 | 1990-02-20 | American Telephone And Telegraph Company, At&T Bell Laboratories | Polymer interconnect structure |
JP2885414B2 (en) | 1989-03-13 | 1999-04-26 | 株式会社日立製作所 | Semiconductor device, mounting method thereof, and electronic device |
JPH04209562A (en) | 1990-12-06 | 1992-07-30 | Fujitsu Ltd | Module structure of semiconductor package |
JP3232723B2 (en) * | 1992-03-09 | 2001-11-26 | 松下電器産業株式会社 | Electronic circuit device and method of manufacturing the same |
DE4207940C2 (en) | 1992-03-12 | 1995-08-17 | Gerd Kueppersbusch | Labeling device |
US5266833A (en) * | 1992-03-30 | 1993-11-30 | Capps David F | Integrated circuit bus structure |
WO1993023873A1 (en) * | 1992-05-15 | 1993-11-25 | Irvine Sensors Corporation | Non-conductive end layer for integrated stack of ic chips |
JPH0677644A (en) | 1992-08-27 | 1994-03-18 | Fujitsu Ltd | Formation of terminal part for electronic component having three-dimensional structure |
US5737272A (en) * | 1992-09-08 | 1998-04-07 | Seiko Epson Corporation | Liquid crystal display apparatus, structure for mounting semiconductor device, method of mounting semiconductor device, electronic optical apparatus and electronic printing apparatus |
US5454160A (en) * | 1993-12-03 | 1995-10-03 | Ncr Corporation | Apparatus and method for stacking integrated circuit devices |
US6013948A (en) * | 1995-11-27 | 2000-01-11 | Micron Technology, Inc. | Stackable chip scale semiconductor package with mating contacts on opposed surfaces |
JPH1098076A (en) * | 1996-09-24 | 1998-04-14 | Oki Electric Ind Co Ltd | Mounting method of semiconductor element |
-
2000
- 2000-06-21 US US09/598,343 patent/US6404043B1/en not_active Expired - Lifetime
-
2001
- 2001-03-29 WO PCT/US2001/010130 patent/WO2001099187A1/en active Application Filing
- 2001-04-05 US US09/826,621 patent/US6472735B2/en not_active Expired - Lifetime
- 2001-08-06 US US09/922,977 patent/US6544815B2/en not_active Expired - Lifetime
- 2001-12-14 US US10/017,553 patent/US6566746B2/en not_active Expired - Lifetime
-
2002
- 2002-03-06 US US10/092,073 patent/US20020094603A1/en not_active Abandoned
- 2002-11-08 US US10/290,994 patent/US20030064548A1/en not_active Abandoned
- 2002-12-11 US US10/316,566 patent/US6878571B2/en not_active Expired - Lifetime
Patent Citations (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3723977A (en) * | 1969-12-08 | 1973-03-27 | Owens Illinois Inc | Gas discharge panel with photoconductive material |
US3746934A (en) * | 1971-05-06 | 1973-07-17 | Siemens Ag | Stack arrangement of semiconductor chips |
US4851695A (en) * | 1986-09-30 | 1989-07-25 | Siemens Aktiengesellschaft | Optoelectronic coupling element with transparent spacer elements |
US5201451A (en) * | 1987-03-11 | 1993-04-13 | International Business Machines Corp. | Method and apparatus for mounting a flexible film semiconductor chip carrier on a circuitized substrate |
US5198888A (en) * | 1987-12-28 | 1993-03-30 | Hitachi, Ltd. | Semiconductor stacked device |
US4956694A (en) * | 1988-11-04 | 1990-09-11 | Dense-Pac Microsystems, Inc. | Integrated circuit chip stacking |
US5231304A (en) * | 1989-07-27 | 1993-07-27 | Grumman Aerospace Corporation | Framed chip hybrid stacked layer assembly |
US5950304A (en) * | 1990-09-24 | 1999-09-14 | Tessera, Inc. | Methods of making semiconductor chip assemblies |
US5311401A (en) * | 1991-07-09 | 1994-05-10 | Hughes Aircraft Company | Stacked chip assembly and manufacturing method therefor |
US5284796A (en) * | 1991-09-10 | 1994-02-08 | Fujitsu Limited | Process for flip chip connecting a semiconductor chip |
US5239447A (en) * | 1991-09-13 | 1993-08-24 | International Business Machines Corporation | Stepped electronic device package |
US5128831A (en) * | 1991-10-31 | 1992-07-07 | Micron Technology, Inc. | High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias |
US5313096A (en) * | 1992-03-16 | 1994-05-17 | Dense-Pac Microsystems, Inc. | IC chip package having chip attached to and wire bonded within an overlying substrate |
US5269453A (en) * | 1992-04-02 | 1993-12-14 | Motorola, Inc. | Low temperature method for forming solder bump interconnections to a plated circuit trace |
US5544017A (en) * | 1992-08-05 | 1996-08-06 | Fujitsu Limited | Multichip module substrate |
US5373189A (en) * | 1992-08-13 | 1994-12-13 | Commissariate A L'energie Atomique | Three-dimensional multichip module |
US5731633A (en) * | 1992-09-16 | 1998-03-24 | Gary W. Hamilton | Thin multichip module |
US5282565A (en) * | 1992-12-29 | 1994-02-01 | Motorola, Inc. | Solder bump interconnection formed using spaced solder deposit and consumable path |
US5324569A (en) * | 1993-02-26 | 1994-06-28 | Hewlett-Packard Company | Composite transversely plastic interconnect for microchip carrier |
US5328087A (en) * | 1993-03-29 | 1994-07-12 | Microelectronics And Computer Technology Corporation | Thermally and electrically conductive adhesive material and method of bonding with same |
US5600541A (en) * | 1993-12-08 | 1997-02-04 | Hughes Aircraft Company | Vertical IC chip stack with discrete chip carriers formed from dielectric tape |
US5384689A (en) * | 1993-12-20 | 1995-01-24 | Shen; Ming-Tung | Integrated circuit chip including superimposed upper and lower printed circuit boards |
US5435482A (en) * | 1994-02-04 | 1995-07-25 | Lsi Logic Corporation | Integrated circuit having a coplanar solder ball contact array |
US5700715A (en) * | 1994-06-14 | 1997-12-23 | Lsi Logic Corporation | Process for mounting a semiconductor device to a circuit substrate |
US5712767A (en) * | 1994-11-16 | 1998-01-27 | Nec Corporation | Circuit elements mounting |
US5818106A (en) * | 1994-11-29 | 1998-10-06 | Kyocera Corporation | Semiconductor device having a capacitor formed on a surface of a closure |
US5514907A (en) * | 1995-03-21 | 1996-05-07 | Simple Technology Incorporated | Apparatus for stacking semiconductor chips |
US5612570A (en) * | 1995-04-13 | 1997-03-18 | Dense-Pac Microsystems, Inc. | Chip stack and method of making same |
US5607538A (en) * | 1995-09-07 | 1997-03-04 | Ford Motor Company | Method of manufacturing a circuit assembly |
US5869896A (en) * | 1996-01-29 | 1999-02-09 | International Business Machines Corporation | Packaged electronic module and integral sensor array |
US5930603A (en) * | 1996-12-02 | 1999-07-27 | Fujitsu Limited | Method for producing a semiconductor device |
US5759046A (en) * | 1996-12-30 | 1998-06-02 | International Business Machines Corporation | Dendritic interconnection system |
US5869353A (en) * | 1997-11-17 | 1999-02-09 | Dense-Pac Microsystems, Inc. | Modular panel stacking process |
US6057381A (en) * | 1998-07-02 | 2000-05-02 | National Starch And Chemical Investment Holding Corporation | Method of making an electronic component using reworkable underfill encapsulants |
US6313522B1 (en) * | 1998-08-28 | 2001-11-06 | Micron Technology, Inc. | Semiconductor structure having stacked semiconductor devices |
US6376769B1 (en) * | 1999-05-18 | 2002-04-23 | Amerasia International Technology, Inc. | High-density electronic package, and method for making same |
US6617671B1 (en) * | 1999-06-10 | 2003-09-09 | Micron Technology, Inc. | High density stackable and flexible substrate-based semiconductor device modules |
US6544815B2 (en) * | 2000-06-21 | 2003-04-08 | Harlan R. Isaak | Panel stacking of BGA devices to form three-dimensional modules |
Cited By (112)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8853836B1 (en) | 1998-06-24 | 2014-10-07 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
US8963301B1 (en) | 1998-06-24 | 2015-02-24 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
US8318287B1 (en) | 1998-06-24 | 2012-11-27 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
US9224676B1 (en) | 1998-06-24 | 2015-12-29 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
US7928542B2 (en) | 2001-03-27 | 2011-04-19 | Amkor Technology, Inc. | Lead frame for semiconductor package |
US20090166842A1 (en) * | 2001-03-27 | 2009-07-02 | Hyung Ju Lee | Leadframe for semiconductor package |
US8102037B2 (en) | 2001-03-27 | 2012-01-24 | Amkor Technology, Inc. | Leadframe for semiconductor package |
US7656678B2 (en) | 2001-10-26 | 2010-02-02 | Entorian Technologies, Lp | Stacked module systems |
US8298866B1 (en) | 2002-11-08 | 2012-10-30 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US7714431B1 (en) | 2002-11-08 | 2010-05-11 | Amkor Technology, Inc. | Electronic component package comprising fan-out and fan-in traces |
US8710649B1 (en) | 2002-11-08 | 2014-04-29 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US8188584B1 (en) | 2002-11-08 | 2012-05-29 | Amkor Technology, Inc. | Direct-write wafer level chip scale package |
US8952522B1 (en) | 2002-11-08 | 2015-02-10 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US10665567B1 (en) | 2002-11-08 | 2020-05-26 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US9871015B1 (en) | 2002-11-08 | 2018-01-16 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US8691632B1 (en) | 2002-11-08 | 2014-04-08 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US8119455B1 (en) | 2002-11-08 | 2012-02-21 | Amkor Technology, Inc. | Wafer level package fabrication method |
US8501543B1 (en) | 2002-11-08 | 2013-08-06 | Amkor Technology, Inc. | Direct-write wafer level chip scale package |
US7692286B1 (en) | 2002-11-08 | 2010-04-06 | Amkor Technology, Inc. | Two-sided fan-out wafer escape package |
US9054117B1 (en) | 2002-11-08 | 2015-06-09 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US20070241446A1 (en) * | 2002-11-08 | 2007-10-18 | Amkor Technology, Inc. | Two-sided wafer escape package |
US8486764B1 (en) | 2002-11-08 | 2013-07-16 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US9406645B1 (en) | 2002-11-08 | 2016-08-02 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US7723210B2 (en) | 2002-11-08 | 2010-05-25 | Amkor Technology, Inc. | Direct-write wafer level chip scale package |
US7932595B1 (en) | 2002-11-08 | 2011-04-26 | Amkor Technology, Inc. | Electronic component package comprising fan-out traces |
US20060050498A1 (en) * | 2004-09-03 | 2006-03-09 | Staktek Group L.P. | Die module system and method |
US7768796B2 (en) | 2004-09-03 | 2010-08-03 | Entorian Technologies L.P. | Die module system |
US7760513B2 (en) | 2004-09-03 | 2010-07-20 | Entorian Technologies Lp | Modified core for circuit module system and method |
US7737549B2 (en) | 2004-09-03 | 2010-06-15 | Entorian Technologies Lp | Circuit module with thermal casing systems |
US20060250780A1 (en) * | 2005-05-06 | 2006-11-09 | Staktek Group L.P. | System component interposer |
US7732899B1 (en) | 2005-12-02 | 2010-06-08 | Amkor Technology, Inc. | Etch singulated semiconductor package |
US7572681B1 (en) * | 2005-12-08 | 2009-08-11 | Amkor Technology, Inc. | Embedded electronic component package |
US7977163B1 (en) | 2005-12-08 | 2011-07-12 | Amkor Technology, Inc. | Embedded electronic component package fabrication method |
US7902660B1 (en) | 2006-05-24 | 2011-03-08 | Amkor Technology, Inc. | Substrate for semiconductor device and manufacturing method thereof |
US8441110B1 (en) | 2006-06-21 | 2013-05-14 | Amkor Technology, Inc. | Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package |
US8304866B1 (en) | 2007-07-10 | 2012-11-06 | Amkor Technology, Inc. | Fusion quad flat semiconductor package |
US7872343B1 (en) | 2007-08-07 | 2011-01-18 | Amkor Technology, Inc. | Dual laminate package structure with embedded elements |
US8283767B1 (en) | 2007-08-07 | 2012-10-09 | Amkor Technology, Inc. | Dual laminate package structure with embedded elements |
US7687899B1 (en) | 2007-08-07 | 2010-03-30 | Amkor Technology, Inc. | Dual laminate package structure with embedded elements |
US8319338B1 (en) | 2007-10-01 | 2012-11-27 | Amkor Technology, Inc. | Thin stacked interposer package |
US7777351B1 (en) | 2007-10-01 | 2010-08-17 | Amkor Technology, Inc. | Thin stacked interposer package |
US8089159B1 (en) | 2007-10-03 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor package with increased I/O density and method of making the same |
US8227921B1 (en) | 2007-10-03 | 2012-07-24 | Amkor Technology, Inc. | Semiconductor package with increased I/O density and method of making same |
US7847386B1 (en) | 2007-11-05 | 2010-12-07 | Amkor Technology, Inc. | Reduced size stacked semiconductor package and method of making the same |
US8729710B1 (en) | 2008-01-16 | 2014-05-20 | Amkor Technology, Inc. | Semiconductor package with patterning layer and method of making same |
US7956453B1 (en) | 2008-01-16 | 2011-06-07 | Amkor Technology, Inc. | Semiconductor package with patterning layer and method of making same |
US7906855B1 (en) | 2008-01-21 | 2011-03-15 | Amkor Technology, Inc. | Stacked semiconductor package and method of making same |
US7723852B1 (en) | 2008-01-21 | 2010-05-25 | Amkor Technology, Inc. | Stacked semiconductor package and method of making same |
US8067821B1 (en) | 2008-04-10 | 2011-11-29 | Amkor Technology, Inc. | Flat semiconductor package with half package molding |
US8084868B1 (en) | 2008-04-17 | 2011-12-27 | Amkor Technology, Inc. | Semiconductor package with fast power-up cycle and method of making same |
US7768135B1 (en) | 2008-04-17 | 2010-08-03 | Amkor Technology, Inc. | Semiconductor package with fast power-up cycle and method of making same |
US7808084B1 (en) | 2008-05-06 | 2010-10-05 | Amkor Technology, Inc. | Semiconductor package with half-etched locking features |
US8125064B1 (en) | 2008-07-28 | 2012-02-28 | Amkor Technology, Inc. | Increased I/O semiconductor package and method of making same |
US8184453B1 (en) | 2008-07-31 | 2012-05-22 | Amkor Technology, Inc. | Increased capacity semiconductor package |
US7847392B1 (en) | 2008-09-30 | 2010-12-07 | Amkor Technology, Inc. | Semiconductor device including leadframe with increased I/O |
US8299602B1 (en) | 2008-09-30 | 2012-10-30 | Amkor Technology, Inc. | Semiconductor device including leadframe with increased I/O |
US8432023B1 (en) | 2008-10-06 | 2013-04-30 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
US7989933B1 (en) | 2008-10-06 | 2011-08-02 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
US8008758B1 (en) | 2008-10-27 | 2011-08-30 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe |
US8823152B1 (en) | 2008-10-27 | 2014-09-02 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe |
US8089145B1 (en) | 2008-11-17 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor device including increased capacity leadframe |
US8072050B1 (en) | 2008-11-18 | 2011-12-06 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including passive device |
US7875963B1 (en) | 2008-11-21 | 2011-01-25 | Amkor Technology, Inc. | Semiconductor device including leadframe having power bars and increased I/O |
US8188579B1 (en) | 2008-11-21 | 2012-05-29 | Amkor Technology, Inc. | Semiconductor device including leadframe having power bars and increased I/O |
US7982298B1 (en) | 2008-12-03 | 2011-07-19 | Amkor Technology, Inc. | Package in package semiconductor device |
US8487420B1 (en) | 2008-12-08 | 2013-07-16 | Amkor Technology, Inc. | Package in package semiconductor device with film over wire |
US11869829B2 (en) | 2009-01-05 | 2024-01-09 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor device with through-mold via |
US10811341B2 (en) | 2009-01-05 | 2020-10-20 | Amkor Technology Singapore Holding Pte Ltd. | Semiconductor device with through-mold via |
US8680656B1 (en) | 2009-01-05 | 2014-03-25 | Amkor Technology, Inc. | Leadframe structure for concentrated photovoltaic receiver package |
US8558365B1 (en) | 2009-01-09 | 2013-10-15 | Amkor Technology, Inc. | Package in package device for RF transceiver module |
US8058715B1 (en) | 2009-01-09 | 2011-11-15 | Amkor Technology, Inc. | Package in package device for RF transceiver module |
US8026589B1 (en) | 2009-02-23 | 2011-09-27 | Amkor Technology, Inc. | Reduced profile stackable semiconductor package |
US7960818B1 (en) | 2009-03-04 | 2011-06-14 | Amkor Technology, Inc. | Conformal shield on punch QFN semiconductor package |
US8729682B1 (en) | 2009-03-04 | 2014-05-20 | Amkor Technology, Inc. | Conformal shield on punch QFN semiconductor package |
US8575742B1 (en) | 2009-04-06 | 2013-11-05 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including power bars |
US8796561B1 (en) | 2009-10-05 | 2014-08-05 | Amkor Technology, Inc. | Fan out build up substrate stackable package and method |
US8937381B1 (en) | 2009-12-03 | 2015-01-20 | Amkor Technology, Inc. | Thin stackable package and method |
US9691734B1 (en) | 2009-12-07 | 2017-06-27 | Amkor Technology, Inc. | Method of forming a plurality of electronic component packages |
US10546833B2 (en) | 2009-12-07 | 2020-01-28 | Amkor Technology, Inc. | Method of forming a plurality of electronic component packages |
US8324511B1 (en) | 2010-04-06 | 2012-12-04 | Amkor Technology, Inc. | Through via nub reveal method and structure |
US9324614B1 (en) | 2010-04-06 | 2016-04-26 | Amkor Technology, Inc. | Through via nub reveal method and structure |
US8294276B1 (en) | 2010-05-27 | 2012-10-23 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US8440554B1 (en) | 2010-08-02 | 2013-05-14 | Amkor Technology, Inc. | Through via connected backside embedded circuit features structure and method |
US9159672B1 (en) | 2010-08-02 | 2015-10-13 | Amkor Technology, Inc. | Through via connected backside embedded circuit features structure and method |
US8487445B1 (en) | 2010-10-05 | 2013-07-16 | Amkor Technology, Inc. | Semiconductor device having through electrodes protruding from dielectric layer |
US8900995B1 (en) | 2010-10-05 | 2014-12-02 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US8791501B1 (en) | 2010-12-03 | 2014-07-29 | Amkor Technology, Inc. | Integrated passive device structure and method |
US8674485B1 (en) | 2010-12-08 | 2014-03-18 | Amkor Technology, Inc. | Semiconductor device including leadframe with downsets |
US8390130B1 (en) | 2011-01-06 | 2013-03-05 | Amkor Technology, Inc. | Through via recessed reveal structure and method |
US9082833B1 (en) | 2011-01-06 | 2015-07-14 | Amkor Technology, Inc. | Through via recessed reveal structure and method |
US9631481B1 (en) | 2011-01-27 | 2017-04-25 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
US9275939B1 (en) | 2011-01-27 | 2016-03-01 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
US8648450B1 (en) | 2011-01-27 | 2014-02-11 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands |
US9508631B1 (en) | 2011-01-27 | 2016-11-29 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
US9978695B1 (en) | 2011-01-27 | 2018-05-22 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
US8981572B1 (en) | 2011-11-29 | 2015-03-17 | Amkor Technology, Inc. | Conductive pad on protruding through electrode semiconductor device |
US9431323B1 (en) | 2011-11-29 | 2016-08-30 | Amkor Technology, Inc. | Conductive pad on protruding through electrode |
US11043458B2 (en) | 2011-11-29 | 2021-06-22 | Amkor Technology Singapore Holding Pte. Ltd. | Method of manufacturing an electronic device comprising a conductive pad on a protruding-through electrode |
US8552548B1 (en) | 2011-11-29 | 2013-10-08 | Amkor Technology, Inc. | Conductive pad on protruding through electrode semiconductor device |
US10410967B1 (en) | 2011-11-29 | 2019-09-10 | Amkor Technology, Inc. | Electronic device comprising a conductive pad on a protruding-through electrode |
US9947623B1 (en) | 2011-11-29 | 2018-04-17 | Amkor Technology, Inc. | Semiconductor device comprising a conductive pad on a protruding-through electrode |
US8767409B2 (en) * | 2012-02-08 | 2014-07-01 | Universal Scientific Industrial (Shanghai) Co., Ltd. | Stacked substrate structure |
US20130201648A1 (en) * | 2012-02-08 | 2013-08-08 | Universal Global Scientific Industrial Co., Ltd. | Stacked substrate structure |
US9704725B1 (en) | 2012-03-06 | 2017-07-11 | Amkor Technology, Inc. | Semiconductor device with leadframe configured to facilitate reduced burr formation |
US10090228B1 (en) | 2012-03-06 | 2018-10-02 | Amkor Technology, Inc. | Semiconductor device with leadframe configured to facilitate reduced burr formation |
US9048298B1 (en) | 2012-03-29 | 2015-06-02 | Amkor Technology, Inc. | Backside warpage control structure and fabrication method |
US10014240B1 (en) | 2012-03-29 | 2018-07-03 | Amkor Technology, Inc. | Embedded component package and fabrication method |
US9129943B1 (en) | 2012-03-29 | 2015-09-08 | Amkor Technology, Inc. | Embedded component package and fabrication method |
US9184118B2 (en) | 2013-05-02 | 2015-11-10 | Amkor Technology Inc. | Micro lead frame structure having reinforcing portions and method |
US9543235B2 (en) | 2013-10-24 | 2017-01-10 | Amkor Technology, Inc. | Semiconductor package and method therefor |
US9184148B2 (en) | 2013-10-24 | 2015-11-10 | Amkor Technology, Inc. | Semiconductor package and method therefor |
US9673122B2 (en) | 2014-05-02 | 2017-06-06 | Amkor Technology, Inc. | Micro lead frame structure having reinforcing portions and method |
Also Published As
Publication number | Publication date |
---|---|
US20020094603A1 (en) | 2002-07-18 |
US20020053728A1 (en) | 2002-05-09 |
US20010054758A1 (en) | 2001-12-27 |
US6472735B2 (en) | 2002-10-29 |
WO2001099187A1 (en) | 2001-12-27 |
US6878571B2 (en) | 2005-04-12 |
US20030127746A1 (en) | 2003-07-10 |
US6544815B2 (en) | 2003-04-08 |
US6404043B1 (en) | 2002-06-11 |
US6566746B2 (en) | 2003-05-20 |
US20010054770A1 (en) | 2001-12-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6544815B2 (en) | Panel stacking of BGA devices to form three-dimensional modules | |
US6014316A (en) | IC stack utilizing BGA contacts | |
TWI515863B (en) | Support mounted electrically interconnected die assembly | |
US6262895B1 (en) | Stackable chip package with flex carrier | |
US7915718B2 (en) | Apparatus for flip-chip packaging providing testing capability | |
US6908792B2 (en) | Chip stack with differing chip package types | |
US6195268B1 (en) | Stacking layers containing enclosed IC chips | |
US6514793B2 (en) | Stackable flex circuit IC package and method of making same | |
US6180881B1 (en) | Chip stack and method of making same | |
US7531906B2 (en) | Flip chip packaging using recessed interposer terminals | |
US9412677B2 (en) | Computer systems having an interposer including a flexible material | |
US7104804B2 (en) | Method and apparatus for memory module circuit interconnection | |
US6476476B1 (en) | Integrated circuit package including pin and barrel interconnects | |
US6137062A (en) | Ball grid array with recessed solder balls | |
US6479321B2 (en) | One-step semiconductor stack packaging method | |
US5475920A (en) | Method of assembling ultra high density integrated circuit packages | |
JPH0661606A (en) | Circuit package structure | |
WO2002041398A9 (en) | Microelectronic packages and packaging methods in which second microelectronic substrates are oriented relative to first microelectronic substrates at acute angles | |
US6879047B1 (en) | Stacking structure for semiconductor devices using a folded over flexible substrate and method therefor | |
US6437433B1 (en) | CSP stacking technology using rigid/flex construction | |
US6586826B1 (en) | Integrated circuit package having posts for connection to other packages and substrates |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: STAKTEK GROUP, LP, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DPAC TECNOLOGIES CORP.;REEL/FRAME:015560/0667 Effective date: 20040609 |