US20030038356A1 - Semiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods - Google Patents
Semiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods Download PDFInfo
- Publication number
- US20030038356A1 US20030038356A1 US09/939,258 US93925801A US2003038356A1 US 20030038356 A1 US20030038356 A1 US 20030038356A1 US 93925801 A US93925801 A US 93925801A US 2003038356 A1 US2003038356 A1 US 2003038356A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor device
- spacers
- substrate
- device assembly
- assembly
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83136—Aligning involving guiding structures, e.g. spacers or supporting members
- H01L2224/83138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
- H01L2224/83139—Guiding structures on the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06575—Auxiliary carrier between devices, the carrier having no electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- the present invention relates to semiconductor device assemblies, or so-called “multi-chip modules”, in which two or more semiconductor devices are stacked relative to one another. More specifically, the present invention relates to semiconductor device assemblies in which the distances between adjacent stacked semiconductor devices are determined, at least in part, by the heights of structures protruding from bond pads on an active surface of the lower of the adjacent stacked semiconductor devices.
- MCM multi-chip module
- Multi-chip modules may also contain a number of semiconductor devices that perform the same function, effectively combining the functionality of all of the semiconductor devices thereof into a single package.
- An example of a conventional, stacked multi-chip module includes a carrier substrate, a first, larger semiconductor device secured to the carrier substrate, and a second, smaller semiconductor device positioned over and secured to the first semiconductor device.
- the second semiconductor device does not overlie bond pads of the first semiconductor device and, thus, the second semiconductor device does not cover bond wires that electrically connect bond pads of the first semiconductor device to corresponding contacts or terminals of the carrier substrate.
- Such a multi-chip module is disclosed and illustrated in U.S. Pat. No. 6,212,767, issued to Tandy on Apr. 10, 2001 (hereinafter “the '767 patent”). As the sizes of the semiconductor devices of such a multi-chip module continue to decrease as they are positioned increasingly higher on the stack, the obtainable heights of such multi-chip modules become severely limited.
- the multi-chip module of the '060 patent includes a carrier substrate with semiconductor devices disposed thereon in a stacked arrangement.
- the individual semiconductor devices of each multi-chip module may be the same size or different sizes, with upper semiconductor devices being either smaller or larger than underlying semiconductor devices.
- Adjacent semiconductor devices of each of the multi-chip modules disclosed in the '060 patent are secured to one another with an adhesive layer. The thickness of each adhesive layer exceeds the loop heights of bond wires protruding from a semiconductor device upon which that adhesive layer is to be positioned.
- each adhesive layer prevents the back side of an overlying, upper semiconductor device from contacting bond wires that protrude from an immediately underlying, lower semiconductor device of the multi-chip module.
- the adhesive layers of the multi-chip modules disclosed in the '060 patent do not encapsulate or otherwise cover any portion of the bond wires that protrude from any of the lower semiconductor devices.
- the multi-chip modules of the '060 patent may be undesirably thick due to the large vertical distance between each adjacent pair of semiconductor devices that ensures that the back side of each upper semiconductor device is electrically isolated from the bond wires protruding over the active surface of the next, lower semiconductor device, which may result in wasted adhesive and excessive stack height.
- the multi-chip module of the '613 patent includes many of the same features as those disclosed in the '060 patent, including adhesive layers that space vertically adjacent semiconductor devices apart a greater distance than the loop heights of bond wires protruding from the lower of the adjacent dice.
- the use of thinner bond wires with low loop profile wire bonding techniques permits adjacent semiconductor devices of the multi-chip module disclosed in the '060 patent to be positioned more closely to one another than adjacent semiconductor devices of the multi-chip modules disclosed in the '060 patent. Nonetheless, additional space remains between the tops of the bond wires protruding from one semiconductor device and the back side of the next higher semiconductor device of such a stacked multi-chip module.
- Preformed silicon spacers are typically used to separate stacked semiconductor devices a sufficient distance from one another that the back side of an upper semiconductor device will not contact underlying bond wires or other discrete conductive elements protruding above an active surface of a next lower semiconductor device.
- the use of silicon, polymeric films, or other preformed spacers is somewhat undesirable from the standpoint that each time a preformed spacer is used, additional alignment and assembly steps are required.
- a preformed spacer must be positioned on an active surface of a semiconductor device in such a manner that the bond pads thereof or discrete conductive elements extending thereover are exposed beyond an outer periphery of the spacer.
- the vertical distance that adjacent semiconductor devices of a stacked type multi-chip module are spaced apart from one another may be reduced by arranging the semiconductor devices such that upper semiconductor devices are not positioned over bond pads of immediately underlying semiconductor devices or the bond wires or other discrete conductive elements protruding from these bond pads.
- adjacent semiconductor devices may be vertically spaced apart from one another a distance that is about the same as or less than the loop heights of the bond wires that protrude above the active surface of the lower semiconductor device.
- U.S. Pat. No. 6,051,886, issued to Fogal et al. on Apr. 18, 2000 discloses such a multi-chip module.
- wire bonding is not conducted until all of the semiconductor devices of such a multi-chip module have been assembled with one another and with the underlying carrier substrate.
- the semiconductor devices of the multi-chip modules disclosed in the '886 patent must have bond pads that are arranged on opposite peripheral edges. Semiconductor devices with bond pads positioned adjacent the entire peripheries thereof could not be used in the multi-chip modules of the '886 patent. This is a particularly undesirable limitation due to the ever-increasing feature density of state-of-the-art semiconductor devices, which is often accompanied by a consequent need for an ever-increasing number of bond pads on semiconductor devices, as well as arrangement of bond pads over greater portions of the active surfaces of semiconductor devices.
- the present invention includes an assembly of stacked semiconductor devices in which a first semiconductor device may be secured to or otherwise associated with a substrate, such as a circuit board, an interposer, another semiconductor device, or a lead frame. Bond pads of the first semiconductor device may be electrically connected to corresponding contact areas of the substrate by way of discrete conductive elements or otherwise, as known in the art.
- a second semiconductor device of the assembly is positioned over and secured to the first semiconductor device and may overlie at least some discrete conductive elements protruding above the active surface of the first semiconductor device.
- the back side of the second semiconductor device may be spaced apart from the active surface of the first semiconductor device, bond pads thereof, and any underlying discrete conductive elements by way of spacers that protrude from noncircuit, or “dummy”, bond pads of the first semiconductor device.
- the spacers may protrude from and communicate with bond pads that communicate with a ground or reference voltage plane for the first semiconductor device.
- the distance between the first semiconductor device and the second semiconductor device is determined, at least in part, by the heights the spacersprotrude over the active surface of the first semiconductor device.
- Spacers that comprise either substantially linear or nonlinear elements of substantially uniform height may be formed on so-called “dummy” or grounded bond pads, which are also referred to herein as noncircuit bond pads, of the first semiconductor device by wire bond formation techniques.
- Nonlinear spacers may be shaped in such a manner as to impart them with some resilient compressibility upon receiving a force in the directions of the lengths thereof
- the thicknesses (e.g., diameters) of the spacers may impart them with sufficient strength to collectively withstand the weight of a second semiconductor device resting thereon, as well as the force that may be applied thereto as the second semiconductor device is placed thereon.
- the spacers may be coated with one or more materials that enhance their strengths.
- the discrete conductive elements that extend between the first and second semiconductor devices be spaced apart from the back side of the second semiconductor device
- other means for electrically isolating the discrete conductive elements from the back side of an immediately overlying, second semiconductor device are also within the scope of the present invention.
- the discrete conductive elements may be electrically isolated from the back side of the second semiconductor device by way of a dielectric coating on at least contacting portions of one or both of the discrete conductive elements and the back side.
- the second semiconductor device which may be larger, smaller, or the same size as the underlying, first semiconductor device, is secured over the first semiconductor device by way of an adhesive material, which may comprise a dielectric material, disposed between the first and second semiconductor devices.
- the adhesive material may fill the entire gap between the first and second semiconductor devices, substantially encapsulating the portion of each discrete conductive element located therebetween.
- the adhesive material may have a low enough viscosity (high liquidity), that air or other gases located between the first and second semiconductor devices is readily displaced, reducing the tendency of voids to form around discrete conductive elements or between the first and second semiconductor devices.
- the second semiconductor device When a low viscosity material, such as a conventional underfill material, is used to space the first and second semiconductor devices apart from one another, the second semiconductor device is positioned over the first semiconductor device, resting on and supported collectively by the spacers protruding from the active surface of the first semiconductor device.
- the second semiconductor device may be at least temporarily secured to the first semiconductor device by way of a small quantity of adhesive material, such as an adhesive polymer, solder flux, or the like, which may, for example, be placed on a surface of the first semiconductor device, the second semiconductor device, one or more discrete conductive elements, and/or one or more spacers prior to positioning the second semiconductor device over the first semiconductor device.
- the low viscosity adhesive material may then be introduced between the first and second semiconductor devices.
- the wetting properties of a low viscosity adhesive material may facilitate spreading thereof over the active surface of the first semiconductor device and the back side of the second semiconductor device, as well as capillary action or “wicking” thereof through the spaces between the first and second semiconductor devices and around the portions of discrete conductive elements located between the first and second semiconductor devices.
- Spreading of the adhesive material may be aided by application of heat thereto or by mechanical vibration of the assembly.
- the surface tension of the adhesive material may cause the distance between the first and second semiconductor devices to decrease as the adhesive material spreads therebetween, thereby decreasing the overall height of the assembly.
- the spacers be configured to compress somewhat and that a sufficient amount of adhesive material be used to prevent delicate, raised discrete conductive elements, such as bond wires, from being bent, distorted, or collapsed onto one another.
- An adhesive material that has a relatively higher viscosity may be used in another exemplary embodiment of assembly including stacked semiconductor devices. Due to its high viscosity, such an adhesive material may be applied over a portion of the active surface of the first semiconductor device prior to positioning the second semiconductor device thereover. Alternatively, the second semiconductor device may be positioned over the first semiconductor device, then a high viscosity adhesive material introduced therebetween.
- a controlled amount of force or loading may be applied to one or both of the active surface of the second semiconductor device or the bottom of the first semiconductor device or a substrate, if any, to which the first semiconductor device is secured in such a manner that the first semiconductor device and second semiconductor device are biased toward one another. In this manner, the distance between the first and second semiconductor devices may be controlled. Force or loading may also be applied to the active surface of the second semiconductor device to facilitate spreading of a high viscosity adhesive material between the first and second semiconductor devices.
- the force or loading not be sufficient to undesirably deformably stress (e.g., bend, kink, distort, or collapse) the spacers that protrude from the active surface of the first semiconductor device or the first semiconductor device itself
- the adhesive material may provide some additional physical support to the second semiconductor device.
- the adhesive material may also serve as a dielectric coating for the discrete conductive elements or the back side of the second semiconductor device. Bond pads of the second semiconductor device may also be electrically connected to one or both of corresponding contact areas of the substrate and corresponding bond pads the first semiconductor device.
- assemblies incorporating teachings of the present invention may include more than two semiconductor devices in stacked arrangement.
- the assembly may be packaged, as known in the art.
- FIG. 1 is a cross-sectional representation of a first semiconductor device assembly incorporating teachings of the present invention, in which semiconductor devices are positioned in a stacked arrangement and at least one of the semiconductor devices is electrically connected to a circuit board;
- FIG. 1A is a cross-sectional representation of a second semiconductor device assembly according to the present invention, wherein semiconductor devices are stacked and at least one of the semiconductor devices is electrically connected to leads;
- FIG. 2 is a side view of an exemplary substrate
- FIG. 3 is a side view of a first semiconductor device disposed on the substrate of FIG. 2;
- FIG. 4 is a side view depicting electrical connection of the semiconductor device of FIG. 3 to the substrate;
- FIG. 5 is a side view depicting formation of spacers on noncircuit or grounded bond pads of the semiconductor device of FIG. 3;
- FIG. 6 is a side view that illustrates positioning of a second semiconductor device over the first semiconductor device and placement of the second semiconductor device on the spacers of FIG. 5;
- FIG. 7 is a cross-sectional representation of the assembly of FIG. 6, showing the introduction of an adhesive material between the first and second semiconductor devices;
- FIG. 6A is a side view that illustrates the alternate disposal of a quantity of adhesive material onto the semiconductor device of FIG. 5;
- FIG. 7A is a side view depicting the positioning of a second semiconductor device over the first semiconductor device and contacting a back side of the second semiconductor device with the adhesive material of FIG. 6A;
- FIG. 8 is a side view that illustrates electrical connection of the second semiconductor device with the substrate
- FIG. 9 is a side view which shows that additional semiconductor devices may be stacked over the first and second semiconductor devices and electrically connected to the substrate;
- FIGS. 10 A- 10 D schematically depict exemplary compressible spacers that may be used in accordance with teachings of the present invention.
- FIGS. 11A and 11B schematically depict other configurations of spacers that may be used in accordance with teachings of the present invention.
- semiconductor device assembly 10 includes a first semiconductor device 30 and a second semiconductor device 30 ′ positioned over and spaced apart from first semiconductor device 30 by way of spacers 40 .
- Semiconductor device assembly 10 may also include a substrate 20 , such as the depicted circuit board, an interposer, another semiconductor device, leads, or other suitable, known substrates.
- a substrate 20 such as the depicted circuit board, an interposer, another semiconductor device, leads, or other suitable, known substrates.
- First semiconductor device includes first and second sets of bond pads 34 a , 34 b , respectively, on an active surface 32 thereof Bond pads 34 a communicate with circuitry of first semiconductor device 30 and, therefore, may also be referred to as “circuit bond pads”. Accordingly, and as depicted, bond pads 34 a are configured to be secured to discrete conductive elements 36 , such as bond wires, tape-automated bond (TAB) elements comprising conductive traces carried on a flexible dielectric film, thermocompression bonded leads, or the like. When included in semiconductor device assembly 10 , discrete conductive elements 36 electrically connect and, thus, establish electrical communication between bond pads 34 a and corresponding contact areas 24 of a substrate 20 of semiconductor device assembly 10 .
- TAB tape-automated bond
- Bond pads 34 b which are also referred to herein as “noncircuit bond pads”, are either bond pads that do not communicate with internal circuitry of first semiconductor device 30 , or bond pads that communicate with a ground plane of first semiconductor device 30 . Communication of noncircuit bond pads 34 b with the ground or reference voltage plane of semiconductor device 30 is schematically represented by broken line G.
- Spacers 40 which may comprise wire or other conductive elements, are secured to noncircuit bond pads 34 b of first semiconductor device 30 .
- Structural support may be imparted to each spacer 40 by use of thicker conductive elements, stronger materials, coatings that strengthen the conductive elements thereof, or as otherwise known in the art.
- each spacer 40 separates a back side 33 ′ of second semiconductor device 30 ′ a sufficient distance from active surface 32 of the underlying first semiconductor device 30 to prevent any discrete conductive elements 36 protruding above active surface 32 from electrically shorting against back side 33 ′.
- the heights of spacers 40 may prevent back side 33 ′ of second semiconductor device 30 ′ from contacting discrete conductive elements 36 .
- the heights of spacers 40 may prevent discrete conductive elements 36 from being undesirably distorted or from collapsing onto one another when second semiconductor device 30 ′ is placed over first semiconductor device 30 .
- spacers 40 are depicted in FIG. 1 as comprising substantially linear members that protrude from noncircuit bond pads 34 b in a direction that is substantially perpendicular to the plane in which active surface 32 is located, spacers of other configurations are also within the scope of the present invention.
- spacers of other configurations are also within the scope of the present invention.
- FIGS. 10 A- 10 D depict exemplary, resiliently compressible spacers 40 a - 40 d , respectively, that may be used in the present invention.
- a quantity of adhesive material 50 may be located between first semiconductor device 30 and second semiconductor device 30 ′.
- Adhesive material which is preferably electrically nonconductive, or dielectric, may adhere to at least portions of active surface 32 of first semiconductor device 30 , as well as to all or part of second semiconductor device 30 ′ to secure first semiconductor device 30 and second semiconductor device 30 ′ to one another.
- Exemplary adhesive materials that are useful in semiconductor device assembly 10 include low viscosity materials, such as thermoset resins, two-stage epoxies, or the like, as well as higher viscosity materials including, but not limited to, epoxies, silicones, silicone-carbon resins, polyimides, polyurethanes, and parylenes.
- semiconductor device assembly 10 may also include a protective encapsulant 60 .
- protective encapsulant 60 comprises a so-called “glob top”.
- Protective encapsulant 60 may cover and, thus protect, at least portions of one or more of second semiconductor device 30 ′, first semiconductor device 30 , discrete conductive elements 36 , and portions of substrate 20 located adjacent to first semiconductor device 30 .
- protective encapsulant 60 may comprise a molded structure, such as is formed by transfer or pot molding processes.
- FIG. 1A depicts another embodiment of semiconductor device assembly 10 ′′ in which semiconductor devices 30 and 30 ′ are in stacked arrangement.
- Semiconductor device assembly 10 ′′ also includes a substrate 20 ′′ in the form of leads 21 ′′. Bond pads 34 a of first semiconductor device and bond pads 34 ′ of second semiconductor device 30 ′ are electrically connected to corresponding contact areas 24 ′′ of the leads of substrate 20 ′′ by way of discrete conductive elements 36 .
- leads 21 ′′ may comprise leads-over-chip (LOC) type leads that extend partially over an active surface 32 of first semiconductor device 30 . Such leads 21 ′′ may be electrically connected to corresponding bond pads 34 a by way of discrete conductive elements 36 .
- LOC leads-over-chip
- LOC type leads 21 ′′ may extending over corresponding bond pads 34 a and be secured thereto by way of thermocompression bonds, direct-attach conductive structures that may, for example, be formed from solder, z-axis conductive elastomer, conductive epoxy, or conductor-filled epoxy, or otherwise, as known in the art.
- semiconductor device assembly 10 ′′ may include a protective encapsulant 60 ′′.
- One or more of first semiconductor device 30 , second semiconductor device 30 ′, and discrete conductive elements 36 may be packaged by protective encapsulant 60 ′′.
- Portions of substrate 20 ′′ that are located adjacent to first and second semiconductor devices 30 , 30 ′ may also be enveloped by protective encapsulant 60 ′′.
- protective encapsulant 60 ′′ comprises a molded structure (e.g., a transfer molded or pot molded structure), although other types of protective encapsulants (e.g., glob-top encapsulants), or packages, are also within the scope of the present invention.
- FIGS. 2 - 9 exemplary embodiments of forming semiconductor device assemblies are depicted.
- a substrate 20 is provided.
- substrate 20 is depicted as a circuit board, which includes one or more external connective elements (not shown) in the form of pins, solder balls, plug-in members, or the like, other types of substrates and their accompanying external connective elements are also within the scope of the present invention, including, without limitation, interposers, other semiconductor devices, and leads.
- the depicted substrate 20 includes conductive areas 24 , in the form of terminals, which are positioned on an upper surface 22 thereof adjacent a die-attach location 28 of upper surface 22 .
- a first semiconductor die 30 is positioned over die-attach location 28 and secured thereto with an adhesive element 29 , such as an adhesive material (e.g., a conventional die attach material), an adhesive coated film (e.g., a polyimide film), or the like.
- an adhesive material e.g., a conventional die attach material
- an adhesive coated film e.g., a polyimide film
- discrete conductive elements 36 may be formed or placed between and secured to bond pads 34 a of first semiconductor device 30 and their corresponding contact areas 24 of substrate 20 .
- Each discrete conductive element 36 electrically connects and, thus, establishes electrical communication between a bond pad 34 a and its corresponding contact area 24 .
- discrete conductive elements 36 may comprise bond wires that are formed between bond pads 34 a and contact areas 24 with wire bonding equipment.
- each discrete conductive element 36 may comprise a TAB element or a lead that is placed between and in contact with a bond pad 34 a and its corresponding contact area 24 and secured thereto by thermocompression bonding processes.
- FIG. 5 illustrates the placement or formation of spacers 40 on noncircuit bond pads 34 b of first semiconductor device 30 .
- Spacers 40 may be secured to or formed on noncircuit bond pads 34 b before, after, or during the formation or placement and securing of discrete conductive elements 36 .
- spacers 40 may be fabricated on noncircuit bond pads 34 b by use of wire bonding equipment and accompanying wire bonding techniques, such as conventional wire bonding processes or those disclosed in the Form Factor patents.
- Alternative types of spacers 40 such as balls, bumps, pillars, or columns, may be formed and/or secured to noncircuit bond pads 34 b by appropriate techniques known in the art.
- a solder mask and solder reflow techniques may be used to form and secure solder balls or bumps to noncircuit bond pads 34 b .
- Other types of spacers 40 may be positioned on a noncircuit bond pad 34 b and secured thereto by use of a conductive adhesive or by heating or otherwise reflowing adjacent portions of one or both of spacer 40 and noncircuit bond pad 34 b .
- the manner in which a spacer 40 is formed and secured to a noncircuit bond pad 34 b depends, at least in part, upon the type of spacer 40 being used.
- a second semiconductor device 30 ′ may be positioned over first semiconductor device 30 , as depicted in FIG. 6.
- Back side 33 ′ of second semiconductor device 30 ′ rests upon uppermost portions of spacers 40 .
- the heights of spacers 40 may prevent discrete conductive elements 36 from contacting back side 33 ′ of second semiconductor device 30 ′, electrically isolating discrete conductive elements 36 and back side 33 ′ from one another. If spacers 40 are connected to a ground plane, back side 33 ′ of second semiconductor device 30 ′ is thus also grounded by contact with spacers 40 .
- a position of second semiconductor device 30 ′ may be maintained by way of adhesive material (not shown), such as a pressure-sensitive adhesive material, solder flux, or the like, disposed on either back side 33 ′ of second semiconductor device 30 ′, on an active surface 32 of first semiconductor device 30 , and/or on uppermost portions of spacers 40 .
- adhesive material such as a pressure-sensitive adhesive material, solder flux, or the like
- Adhesive material 50 may be introduced between first and second semiconductor devices 30 and 30 ′.
- Adhesive material 50 preferably has a low enough viscosity and high enough surface tension to facilitate introduction thereof by capillary action, or wicking, between first and second semiconductor devices 30 and 30 ′.
- the viscosity of adhesive material 50 may also be low enough to prevent bond wire sweep. Nonetheless, the viscosity and/or surface tension of adhesive material 50 may be sufficient to prevent flowing thereof off of active surface 32 of first semiconductor device 30 .
- adhesive material 50 may comprise an epoxy, a silicone, a silicone-carbon resin, a polyimide, a polyurethane, or a parylene.
- FIGS. 6A and 7A illustrate an alternative to the processes discussed herein with reference to FIGS. 6 and 7.
- a higher viscosity adhesive material 50 ′ is disposed on active surface 32 of first semiconductor device 30 .
- Adhesive material 50 ′ has a higher viscosity and/or surface tension than adhesive material 50 , which allows adhesive material 50 ′ to form a raised structure prior to being cured to an at least semisolid state without flowing.
- a second semiconductor device 30 ′ is positioned over first semiconductor device 30 , as well as over adhesive material 50 ′ on active surface 32 thereof.
- first semiconductor device 30 and second semiconductor device 30 ′ are moved toward one another (e.g., by die attach equipment), back side 33 ′ of second semiconductor device 30 ′ contacts adhesive material 50 ′, causing adhesive material 50 ′ to spread somewhat over back side 33 ′, as well as active surface 32 of first semiconductor device 30 .
- First and second semiconductor devices 30 and 30 ′ are moved toward one another at least until back side 33 ′ of second semiconductor device 30 ′ contacts upper portions of spacers 40 .
- first and second semiconductor devices 30 and 30 ′ may be moved even more closely toward each other.
- Adhesive material 50 ′ may spread to a lateral location beyond which discrete conductive elements 36 are exposed, or may partially or fully encapsulate portions of discrete conductive elements 36 that are located between first semiconductor device 30 and second semiconductor device 30 ′.
- Adhesive material 50 , 50 ′ may then be fully or partially hardened to an at least semisolid state, as appropriate for the type of material employed, securing first and second semiconductor devices 30 and 30 ′ to one another.
- thermoplastic adhesive materials 50 , 50 ′ may be cooled or permitted to cool.
- adhesive materials 50 , 50 ′ may be cured by processes such as heat curing, snap curing, UV curing, catalytic curing, or appropriate combinations thereof
- some known adhesive materials 50 , 50 ′ such as some of the die attach and thermal adhesives marketed as QUANTUM adhesives by Dexter Corporation of Industry, California, may be cured by both UV curing and heat or snap curing processes.
- edge portions of these adhesive materials 50 , 50 ′ may be UV-cured to form an external fillet which contains internal, unconsolidated adhesive material 50 , 50 ′, which may then be cured by heat or snap curing processes.
- spacers 40 comprise somewhat compressible structures, such as those depicted in FIGS. 10 A- 10 D and described in the Form Factor patents, an adhesive material 50 , 50 ′ that shrinks somewhat upon cured may be employed.
- Spacer 40 e of FIG. 11A includes a ribbon wire 41 that is secured to a bond pad 34 by way of a wedge bond
- spacer 40 f of FIG. 11B is a structure that includes opposite end portions 42 and 44 that are secured to different bond pads 34 of a semiconductor device 30 and a central portion 43 located between end portions 42 and 44 and extending over a portion of a semiconductor device 30 .
- discrete conductive elements 36 may be formed between bond pads 34 a ′ of second semiconductor device 30 ′ and corresponding contact areas 24 of substrate 20 , as depicted in FIG. 8.
- Discrete conductive elements 36 may comprise bond wires, TAB elements, thermocompression bonded leads, or any other suitable, known type of discrete conductive element.
- Discrete conductive elements 36 are formed by suitable techniques which, of course, depend upon the particular type of discrete conductive element 36 used in assembly 10 .
- second semiconductor device 30 ′ may include noncircuit bond pads 34 b ′ on an active surface 32 ′ thereof, upon which additional spacers 40 may be formed. These additional spacers 40 may be formed prior to, concurrently with, of subsequent to the formation of discrete conductive elements 36 between bond pads 34 a ′ of second semiconductor device 30 ′ and their corresponding contact areas 24 of substrate 20 . The processes described herein with reference to FIGS. 6 - 8 may be repeated until assembly 10 includes a desired number of semiconductor devices.
Abstract
A method for assembling semiconductor devices includes providing a first semiconductor device, securing spacers to noncircuit bond pads of the first semiconductor device, and positioning a second semiconductor device on the spacers. Adhesive material may be applied to a surface of one or both of the first and second semiconductor devices prior to positioning of the second semiconductor device, or introduced between first and second semiconductor devices. The noncircuit bond pads may be electrically isolated from other structures of the first semiconductor device or communicate with a ground or reference voltage plane, in which case the back side of the second semiconductor device may communicate with the ground or reference voltage plane upon being positioning against the spacers. Additional semiconductor devices may be added to the assembly. The first semiconductor device may be associated with a substrate. Assemblies and packages at least partially fabricated by the method are also disclosed.
Description
- 1. Field of the Invention
- The present invention relates to semiconductor device assemblies, or so-called “multi-chip modules”, in which two or more semiconductor devices are stacked relative to one another. More specifically, the present invention relates to semiconductor device assemblies in which the distances between adjacent stacked semiconductor devices are determined, at least in part, by the heights of structures protruding from bond pads on an active surface of the lower of the adjacent stacked semiconductor devices.
- 2. Background of Related Art
- In order to conserve the amount of surface area, or “real estate”, consumed on a carrier substrate, such as a circuit board, by semiconductor devices connected thereto, various types of increased density packages have been developed. Among these semiconductor device packages are the so-called multi-chip module (MCM), which includes assemblies of semiconductor devices that are stacked one on top of another. The amount of surface area on a carrier substrate that may be saved by stacking semiconductor devices is readily apparent—a stack of semiconductor devices consumes roughly the same amount of real estate on a carrier substrate as a single, horizontally oriented semiconductor device or semiconductor device package.
- Due to the disparity in processes that are used to form different types of semiconductor devices (e.g., the number and order of various process steps), it has proven very difficult to actually incorporate different types of functionality into a single semiconductor device. Even in cases where semiconductor devices that carry out multiple functions can be fabricated, multi-chip modules that include semiconductor devices with differing functions (e.g., memory, processing capabilities, etc.) are often much more desirable since the separate semiconductor devices may be fabricated and assembled with one another much more quickly and cost-effectively (e.g., lower production costs due to higher volumes and lower failure rates).
- Multi-chip modules may also contain a number of semiconductor devices that perform the same function, effectively combining the functionality of all of the semiconductor devices thereof into a single package.
- An example of a conventional, stacked multi-chip module includes a carrier substrate, a first, larger semiconductor device secured to the carrier substrate, and a second, smaller semiconductor device positioned over and secured to the first semiconductor device. The second semiconductor device does not overlie bond pads of the first semiconductor device and, thus, the second semiconductor device does not cover bond wires that electrically connect bond pads of the first semiconductor device to corresponding contacts or terminals of the carrier substrate. Such a multi-chip module is disclosed and illustrated in U.S. Pat. No. 6,212,767, issued to Tandy on Apr. 10, 2001 (hereinafter “the '767 patent”). As the sizes of the semiconductor devices of such a multi-chip module continue to decrease as they are positioned increasingly higher on the stack, the obtainable heights of such multi-chip modules become severely limited.
- Another example of a conventional multi-chip module is described in U.S. Pat. No. 5,323,060, issued to Fogal et al. on Jun. 21, 1994 (hereinafter “the '060 patent”). The multi-chip module of the '060 patent includes a carrier substrate with semiconductor devices disposed thereon in a stacked arrangement. The individual semiconductor devices of each multi-chip module may be the same size or different sizes, with upper semiconductor devices being either smaller or larger than underlying semiconductor devices. Adjacent semiconductor devices of each of the multi-chip modules disclosed in the '060 patent are secured to one another with an adhesive layer. The thickness of each adhesive layer exceeds the loop heights of bond wires protruding from a semiconductor device upon which that adhesive layer is to be positioned. Accordingly, the presence of each adhesive layer prevents the back side of an overlying, upper semiconductor device from contacting bond wires that protrude from an immediately underlying, lower semiconductor device of the multi-chip module. The adhesive layers of the multi-chip modules disclosed in the '060 patent do not encapsulate or otherwise cover any portion of the bond wires that protrude from any of the lower semiconductor devices. The multi-chip modules of the '060 patent may be undesirably thick due to the large vertical distance between each adjacent pair of semiconductor devices that ensures that the back side of each upper semiconductor device is electrically isolated from the bond wires protruding over the active surface of the next, lower semiconductor device, which may result in wasted adhesive and excessive stack height.
- A similar but more compact multi-chip module is disclosed in U.S. Pat. Re. No. 36,613, issued to Ball on Mar. 14, 2000 (hereinafter “the '613 patent”). The multi-chip module of the '613 patent includes many of the same features as those disclosed in the '060 patent, including adhesive layers that space vertically adjacent semiconductor devices apart a greater distance than the loop heights of bond wires protruding from the lower of the adjacent dice. The use of thinner bond wires with low loop profile wire bonding techniques permits adjacent semiconductor devices of the multi-chip module disclosed in the '060 patent to be positioned more closely to one another than adjacent semiconductor devices of the multi-chip modules disclosed in the '060 patent. Nonetheless, additional space remains between the tops of the bond wires protruding from one semiconductor device and the back side of the next higher semiconductor device of such a stacked multi-chip module.
- Preformed silicon spacers are typically used to separate stacked semiconductor devices a sufficient distance from one another that the back side of an upper semiconductor device will not contact underlying bond wires or other discrete conductive elements protruding above an active surface of a next lower semiconductor device. The use of silicon, polymeric films, or other preformed spacers is somewhat undesirable from the standpoint that each time a preformed spacer is used, additional alignment and assembly steps are required. For example, a preformed spacer must be positioned on an active surface of a semiconductor device in such a manner that the bond pads thereof or discrete conductive elements extending thereover are exposed beyond an outer periphery of the spacer. Further, when silicon spacers are used, adhesive material must be applied to either the spacer or the semiconductor devices the spacer is to be positioned between. As is well understood by those in the art of semiconductor device fabrication, additional alignment and assembly steps may decrease product yields and consequently increase production costs.
- The vertical distance that adjacent semiconductor devices of a stacked type multi-chip module are spaced apart from one another may be reduced by arranging the semiconductor devices such that upper semiconductor devices are not positioned over bond pads of immediately underlying semiconductor devices or the bond wires or other discrete conductive elements protruding from these bond pads. Thus, adjacent semiconductor devices may be vertically spaced apart from one another a distance that is about the same as or less than the loop heights of the bond wires that protrude above the active surface of the lower semiconductor device. U.S. Pat. No. 6,051,886, issued to Fogal et al. on Apr. 18, 2000 (hereinafter “the '886 patent”) discloses such a multi-chip module. According to the '886 patent, wire bonding is not conducted until all of the semiconductor devices of such a multi-chip module have been assembled with one another and with the underlying carrier substrate. The semiconductor devices of the multi-chip modules disclosed in the '886 patent must have bond pads that are arranged on opposite peripheral edges. Semiconductor devices with bond pads positioned adjacent the entire peripheries thereof could not be used in the multi-chip modules of the '886 patent. This is a particularly undesirable limitation due to the ever-increasing feature density of state-of-the-art semiconductor devices, which is often accompanied by a consequent need for an ever-increasing number of bond pads on semiconductor devices, as well as arrangement of bond pads over greater portions of the active surfaces of semiconductor devices.
- In view of the foregoing, it appears that stacked assemblies in which an upper semiconductor device could be stacked over bond pads of an adjacent, lower semiconductor device to provide flexibility in bond pad number and placement would be useful, as would methods for forming such stacked assemblies. It also appears that methods and structures that reduce the number of different steps required in forming assemblies of stacked semiconductor devices would also be useful.
- The present invention includes an assembly of stacked semiconductor devices in which a first semiconductor device may be secured to or otherwise associated with a substrate, such as a circuit board, an interposer, another semiconductor device, or a lead frame. Bond pads of the first semiconductor device may be electrically connected to corresponding contact areas of the substrate by way of discrete conductive elements or otherwise, as known in the art. A second semiconductor device of the assembly is positioned over and secured to the first semiconductor device and may overlie at least some discrete conductive elements protruding above the active surface of the first semiconductor device.
- The back side of the second semiconductor device may be spaced apart from the active surface of the first semiconductor device, bond pads thereof, and any underlying discrete conductive elements by way of spacers that protrude from noncircuit, or “dummy”, bond pads of the first semiconductor device. Alternatively, the spacers may protrude from and communicate with bond pads that communicate with a ground or reference voltage plane for the first semiconductor device. The distance between the first semiconductor device and the second semiconductor device is determined, at least in part, by the heights the spacersprotrude over the active surface of the first semiconductor device.
- Spacers that comprise either substantially linear or nonlinear elements of substantially uniform height may be formed on so-called “dummy” or grounded bond pads, which are also referred to herein as noncircuit bond pads, of the first semiconductor device by wire bond formation techniques. Nonlinear spacers may be shaped in such a manner as to impart them with some resilient compressibility upon receiving a force in the directions of the lengths thereof The thicknesses (e.g., diameters) of the spacers may impart them with sufficient strength to collectively withstand the weight of a second semiconductor device resting thereon, as well as the force that may be applied thereto as the second semiconductor device is placed thereon. Alternatively, or in addition, the spacers may be coated with one or more materials that enhance their strengths.
- While it is preferred that the discrete conductive elements that extend between the first and second semiconductor devices be spaced apart from the back side of the second semiconductor device, other means for electrically isolating the discrete conductive elements from the back side of an immediately overlying, second semiconductor device are also within the scope of the present invention. By way of example only, the discrete conductive elements may be electrically isolated from the back side of the second semiconductor device by way of a dielectric coating on at least contacting portions of one or both of the discrete conductive elements and the back side.
- The second semiconductor device, which may be larger, smaller, or the same size as the underlying, first semiconductor device, is secured over the first semiconductor device by way of an adhesive material, which may comprise a dielectric material, disposed between the first and second semiconductor devices.
- In one exemplary embodiment of an assembly including stacked semiconductor devices, the adhesive material may fill the entire gap between the first and second semiconductor devices, substantially encapsulating the portion of each discrete conductive element located therebetween. The adhesive material may have a low enough viscosity (high liquidity), that air or other gases located between the first and second semiconductor devices is readily displaced, reducing the tendency of voids to form around discrete conductive elements or between the first and second semiconductor devices.
- When a low viscosity material, such as a conventional underfill material, is used to space the first and second semiconductor devices apart from one another, the second semiconductor device is positioned over the first semiconductor device, resting on and supported collectively by the spacers protruding from the active surface of the first semiconductor device. The second semiconductor device may be at least temporarily secured to the first semiconductor device by way of a small quantity of adhesive material, such as an adhesive polymer, solder flux, or the like, which may, for example, be placed on a surface of the first semiconductor device, the second semiconductor device, one or more discrete conductive elements, and/or one or more spacers prior to positioning the second semiconductor device over the first semiconductor device. The low viscosity adhesive material may then be introduced between the first and second semiconductor devices.
- The wetting properties of a low viscosity adhesive material may facilitate spreading thereof over the active surface of the first semiconductor device and the back side of the second semiconductor device, as well as capillary action or “wicking” thereof through the spaces between the first and second semiconductor devices and around the portions of discrete conductive elements located between the first and second semiconductor devices. Spreading of the adhesive material may be aided by application of heat thereto or by mechanical vibration of the assembly. When a fixed quantity of adhesive material that is smaller than the volume between the first and second semiconductor devices is used, the surface tension of the adhesive material may cause the distance between the first and second semiconductor devices to decrease as the adhesive material spreads therebetween, thereby decreasing the overall height of the assembly. If the adhesive material is used to decrease the distance between the first and second semiconductor devices in this manner, it is preferred that the spacers be configured to compress somewhat and that a sufficient amount of adhesive material be used to prevent delicate, raised discrete conductive elements, such as bond wires, from being bent, distorted, or collapsed onto one another.
- An adhesive material that has a relatively higher viscosity may be used in another exemplary embodiment of assembly including stacked semiconductor devices. Due to its high viscosity, such an adhesive material may be applied over a portion of the active surface of the first semiconductor device prior to positioning the second semiconductor device thereover. Alternatively, the second semiconductor device may be positioned over the first semiconductor device, then a high viscosity adhesive material introduced therebetween.
- When a high viscosity adhesive material is used, a controlled amount of force or loading may be applied to one or both of the active surface of the second semiconductor device or the bottom of the first semiconductor device or a substrate, if any, to which the first semiconductor device is secured in such a manner that the first semiconductor device and second semiconductor device are biased toward one another. In this manner, the distance between the first and second semiconductor devices may be controlled. Force or loading may also be applied to the active surface of the second semiconductor device to facilitate spreading of a high viscosity adhesive material between the first and second semiconductor devices. If such force or loading is used, it is preferred that the force or loading not be sufficient to undesirably deformably stress (e.g., bend, kink, distort, or collapse) the spacers that protrude from the active surface of the first semiconductor device or the first semiconductor device itself
- Once the adhesive material cures, it may provide some additional physical support to the second semiconductor device. The adhesive material may also serve as a dielectric coating for the discrete conductive elements or the back side of the second semiconductor device. Bond pads of the second semiconductor device may also be electrically connected to one or both of corresponding contact areas of the substrate and corresponding bond pads the first semiconductor device.
- Of course, assemblies incorporating teachings of the present invention may include more than two semiconductor devices in stacked arrangement.
- Once the semiconductor devices of such an assembly have been secured to one another and electrically connected with a substrate or with one another, the assembly may be packaged, as known in the art.
- Other features and advantages of the present invention will become apparent to those of ordinary skill in the art through consideration of the ensuing description, the accompanying drawings, and the appended claims.
- In the drawings, which illustrate exemplary embodiments of various aspects of the present invention:
- FIG. 1 is a cross-sectional representation of a first semiconductor device assembly incorporating teachings of the present invention, in which semiconductor devices are positioned in a stacked arrangement and at least one of the semiconductor devices is electrically connected to a circuit board;
- FIG. 1A is a cross-sectional representation of a second semiconductor device assembly according to the present invention, wherein semiconductor devices are stacked and at least one of the semiconductor devices is electrically connected to leads;
- FIG. 2 is a side view of an exemplary substrate;
- FIG. 3 is a side view of a first semiconductor device disposed on the substrate of FIG. 2;
- FIG. 4 is a side view depicting electrical connection of the semiconductor device of FIG. 3 to the substrate;
- FIG. 5 is a side view depicting formation of spacers on noncircuit or grounded bond pads of the semiconductor device of FIG. 3;
- FIG. 6 is a side view that illustrates positioning of a second semiconductor device over the first semiconductor device and placement of the second semiconductor device on the spacers of FIG. 5;
- FIG. 7 is a cross-sectional representation of the assembly of FIG. 6, showing the introduction of an adhesive material between the first and second semiconductor devices;
- FIG. 6A is a side view that illustrates the alternate disposal of a quantity of adhesive material onto the semiconductor device of FIG. 5;
- FIG. 7A is a side view depicting the positioning of a second semiconductor device over the first semiconductor device and contacting a back side of the second semiconductor device with the adhesive material of FIG. 6A;
- FIG. 8 is a side view that illustrates electrical connection of the second semiconductor device with the substrate;
- FIG. 9 is a side view which shows that additional semiconductor devices may be stacked over the first and second semiconductor devices and electrically connected to the substrate;
- FIGS.10A-10D schematically depict exemplary compressible spacers that may be used in accordance with teachings of the present invention; and
- FIGS. 11A and 11B schematically depict other configurations of spacers that may be used in accordance with teachings of the present invention.
- With reference to FIG. 1, an exemplary embodiment of
semiconductor device assembly 10 is illustrated. As depicted,semiconductor device assembly 10 includes afirst semiconductor device 30 and asecond semiconductor device 30′ positioned over and spaced apart fromfirst semiconductor device 30 by way ofspacers 40. -
Semiconductor device assembly 10 may also include asubstrate 20, such as the depicted circuit board, an interposer, another semiconductor device, leads, or other suitable, known substrates. - First semiconductor device includes first and second sets of
bond pads 34 a, 34 b, respectively, on anactive surface 32thereof Bond pads 34 a communicate with circuitry offirst semiconductor device 30 and, therefore, may also be referred to as “circuit bond pads”. Accordingly, and as depicted,bond pads 34 a are configured to be secured to discreteconductive elements 36, such as bond wires, tape-automated bond (TAB) elements comprising conductive traces carried on a flexible dielectric film, thermocompression bonded leads, or the like. When included insemiconductor device assembly 10, discreteconductive elements 36 electrically connect and, thus, establish electrical communication betweenbond pads 34 a andcorresponding contact areas 24 of asubstrate 20 ofsemiconductor device assembly 10. - Bond pads34 b, which are also referred to herein as “noncircuit bond pads”, are either bond pads that do not communicate with internal circuitry of
first semiconductor device 30, or bond pads that communicate with a ground plane offirst semiconductor device 30. Communication of noncircuit bond pads 34 b with the ground or reference voltage plane ofsemiconductor device 30 is schematically represented by broken line G. -
Spacers 40, which may comprise wire or other conductive elements, are secured to noncircuit bond pads 34 b offirst semiconductor device 30. Structural support may be imparted to eachspacer 40 by use of thicker conductive elements, stronger materials, coatings that strengthen the conductive elements thereof, or as otherwise known in the art. - The height of each
spacer 40 separates a back side 33′ ofsecond semiconductor device 30′ a sufficient distance fromactive surface 32 of the underlyingfirst semiconductor device 30 to prevent any discreteconductive elements 36 protruding aboveactive surface 32 from electrically shorting against back side 33′. Thus, the heights ofspacers 40 may prevent back side 33′ ofsecond semiconductor device 30′ from contacting discreteconductive elements 36. Alternatively, if at least portions of one or both of discreteconductive elements 36 that contact back side 33′ and portions of back side 33′ that contact discreteconductive elements 36 are coated with an electrically insulative material (e.g., dielectric polymer, nonconductive oxide, such as a metal oxide, silicon oxide, or glass, etc.), the heights ofspacers 40 may prevent discreteconductive elements 36 from being undesirably distorted or from collapsing onto one another whensecond semiconductor device 30′ is placed overfirst semiconductor device 30. - Although
spacers 40 are depicted in FIG. 1 as comprising substantially linear members that protrude from noncircuit bond pads 34 b in a direction that is substantially perpendicular to the plane in whichactive surface 32 is located, spacers of other configurations are also within the scope of the present invention. By way of example only, the structures disclosed in U.S. Pat. Nos. 5,476,211; 5,832,601; 5,852,871; 5,864,946; and 5,884,398, each of which has been assigned to Form Factor, Inc. of Livermore, Calif. (hereinafter collectively referred to as “the Form Factor patents”), the disclosures of each of which are hereby incorporated in their entireties by this reference, may also be employed asspacers 40. FIGS. 10A-10D depict exemplary, resilientlycompressible spacers 40 a-40 d, respectively, that may be used in the present invention. - A quantity of
adhesive material 50 may be located betweenfirst semiconductor device 30 andsecond semiconductor device 30′. Adhesive material, which is preferably electrically nonconductive, or dielectric, may adhere to at least portions ofactive surface 32 offirst semiconductor device 30, as well as to all or part ofsecond semiconductor device 30′ to securefirst semiconductor device 30 andsecond semiconductor device 30′ to one another. Exemplary adhesive materials that are useful insemiconductor device assembly 10 include low viscosity materials, such as thermoset resins, two-stage epoxies, or the like, as well as higher viscosity materials including, but not limited to, epoxies, silicones, silicone-carbon resins, polyimides, polyurethanes, and parylenes. - As depicted in FIG. 1,
semiconductor device assembly 10 may also include aprotective encapsulant 60. As shown,protective encapsulant 60 comprises a so-called “glob top”.Protective encapsulant 60 may cover and, thus protect, at least portions of one or more ofsecond semiconductor device 30′,first semiconductor device 30, discreteconductive elements 36, and portions ofsubstrate 20 located adjacent tofirst semiconductor device 30. Alternatively,protective encapsulant 60 may comprise a molded structure, such as is formed by transfer or pot molding processes. - FIG. 1A depicts another embodiment of
semiconductor device assembly 10″ in whichsemiconductor devices Semiconductor device assembly 10″ also includes asubstrate 20″ in the form of leads 21″.Bond pads 34 a of first semiconductor device andbond pads 34′ ofsecond semiconductor device 30′ are electrically connected tocorresponding contact areas 24″ of the leads ofsubstrate 20″ by way of discreteconductive elements 36. As an alternative, leads 21″ may comprise leads-over-chip (LOC) type leads that extend partially over anactive surface 32 offirst semiconductor device 30. Such leads 21″ may be electrically connected tocorresponding bond pads 34 a by way of discreteconductive elements 36. Alternatively, LOC type leads 21″ may extending overcorresponding bond pads 34 a and be secured thereto by way of thermocompression bonds, direct-attach conductive structures that may, for example, be formed from solder, z-axis conductive elastomer, conductive epoxy, or conductor-filled epoxy, or otherwise, as known in the art. - In addition, and as depicted,
semiconductor device assembly 10″ may include aprotective encapsulant 60″. One or more offirst semiconductor device 30,second semiconductor device 30′, and discreteconductive elements 36 may be packaged byprotective encapsulant 60″. Portions ofsubstrate 20″ that are located adjacent to first andsecond semiconductor devices protective encapsulant 60″. As shown,protective encapsulant 60″ comprises a molded structure (e.g., a transfer molded or pot molded structure), although other types of protective encapsulants (e.g., glob-top encapsulants), or packages, are also within the scope of the present invention. - Turning now to FIGS.2-9, exemplary embodiments of forming semiconductor device assemblies are depicted.
- As shown in FIG. 2, a
substrate 20 is provided. Althoughsubstrate 20 is depicted as a circuit board, which includes one or more external connective elements (not shown) in the form of pins, solder balls, plug-in members, or the like, other types of substrates and their accompanying external connective elements are also within the scope of the present invention, including, without limitation, interposers, other semiconductor devices, and leads. The depictedsubstrate 20 includesconductive areas 24, in the form of terminals, which are positioned on anupper surface 22 thereof adjacent a die-attachlocation 28 ofupper surface 22. - In FIG. 3, a first semiconductor die30 is positioned over die-attach
location 28 and secured thereto with anadhesive element 29, such as an adhesive material (e.g., a conventional die attach material), an adhesive coated film (e.g., a polyimide film), or the like. - As shown in FIG. 4, discrete
conductive elements 36 may be formed or placed between and secured tobond pads 34 a offirst semiconductor device 30 and theircorresponding contact areas 24 ofsubstrate 20. Each discreteconductive element 36 electrically connects and, thus, establishes electrical communication between abond pad 34 a and itscorresponding contact area 24. By way of example only, discreteconductive elements 36 may comprise bond wires that are formed betweenbond pads 34 a andcontact areas 24 with wire bonding equipment. As another example, each discreteconductive element 36 may comprise a TAB element or a lead that is placed between and in contact with abond pad 34 a and itscorresponding contact area 24 and secured thereto by thermocompression bonding processes. - FIG. 5 illustrates the placement or formation of
spacers 40 on noncircuit bond pads 34 b offirst semiconductor device 30.Spacers 40 may be secured to or formed on noncircuit bond pads 34 b before, after, or during the formation or placement and securing of discreteconductive elements 36. As an example, and not to limit the scope of the present invention, spacers 40 may be fabricated on noncircuit bond pads 34 b by use of wire bonding equipment and accompanying wire bonding techniques, such as conventional wire bonding processes or those disclosed in the Form Factor patents. Alternative types ofspacers 40, such as balls, bumps, pillars, or columns, may be formed and/or secured to noncircuit bond pads 34 b by appropriate techniques known in the art. For example, a solder mask and solder reflow techniques may be used to form and secure solder balls or bumps to noncircuit bond pads 34 b. Other types ofspacers 40 may be positioned on a noncircuit bond pad 34 b and secured thereto by use of a conductive adhesive or by heating or otherwise reflowing adjacent portions of one or both ofspacer 40 and noncircuit bond pad 34 b. Of course, the manner in which aspacer 40 is formed and secured to a noncircuit bond pad 34 b depends, at least in part, upon the type ofspacer 40 being used. - Once
spacers 40 have been formed, asecond semiconductor device 30′ may be positioned overfirst semiconductor device 30, as depicted in FIG. 6. Back side 33′ ofsecond semiconductor device 30′ rests upon uppermost portions ofspacers 40. As depicted, the heights ofspacers 40 may prevent discreteconductive elements 36 from contacting back side 33′ ofsecond semiconductor device 30′, electrically isolating discreteconductive elements 36 and back side 33′ from one another. Ifspacers 40 are connected to a ground plane, back side 33′ ofsecond semiconductor device 30′ is thus also grounded by contact withspacers 40. - Prior to introduction of an adhesive material between at least portions of
active surface 32 offirst semiconductor device 30 and back side 33′ ofsecond semiconductor device 30′, a position ofsecond semiconductor device 30′ may be maintained by way of adhesive material (not shown), such as a pressure-sensitive adhesive material, solder flux, or the like, disposed on either back side 33′ ofsecond semiconductor device 30′, on anactive surface 32 offirst semiconductor device 30, and/or on uppermost portions ofspacers 40. - As depicted in FIG. 7, when
second semiconductor device 30′ has been properly positioned overfirst semiconductor device 30, at least partially unconsolidatedadhesive material 50 may be introduced between first andsecond semiconductor devices Adhesive material 50 preferably has a low enough viscosity and high enough surface tension to facilitate introduction thereof by capillary action, or wicking, between first andsecond semiconductor devices adhesive material 50 may also be low enough to prevent bond wire sweep. Nonetheless, the viscosity and/or surface tension ofadhesive material 50 may be sufficient to prevent flowing thereof off ofactive surface 32 offirst semiconductor device 30. By way of example only,adhesive material 50 may comprise an epoxy, a silicone, a silicone-carbon resin, a polyimide, a polyurethane, or a parylene. - FIGS. 6A and 7A illustrate an alternative to the processes discussed herein with reference to FIGS. 6 and 7.
- In FIG. 6A, a higher
viscosity adhesive material 50′ is disposed onactive surface 32 offirst semiconductor device 30.Adhesive material 50′ has a higher viscosity and/or surface tension thanadhesive material 50, which allowsadhesive material 50′ to form a raised structure prior to being cured to an at least semisolid state without flowing. - Next, as depicted in FIG. 7A, a
second semiconductor device 30′ is positioned overfirst semiconductor device 30, as well as overadhesive material 50′ onactive surface 32 thereof. As one or both offirst semiconductor device 30 andsecond semiconductor device 30′ are moved toward one another (e.g., by die attach equipment), back side 33′ ofsecond semiconductor device 30′ contactsadhesive material 50′, causingadhesive material 50′ to spread somewhat over back side 33′, as well asactive surface 32 offirst semiconductor device 30. First andsecond semiconductor devices second semiconductor device 30′ contacts upper portions ofspacers 40. Ifspacers 40 are somewhat compressible, first andsecond semiconductor devices Adhesive material 50′ may spread to a lateral location beyond which discreteconductive elements 36 are exposed, or may partially or fully encapsulate portions of discreteconductive elements 36 that are located betweenfirst semiconductor device 30 andsecond semiconductor device 30′. -
Adhesive material second semiconductor devices adhesive materials adhesive materials adhesive materials adhesive materials adhesive material - If
spacers 40 comprise somewhat compressible structures, such as those depicted in FIGS. 10A-10D and described in the Form Factor patents, anadhesive material - Alternative configurations of
spacers 40 e and 40 f are shown in FIGS. 11A and 11B. Spacer 40 e of FIG. 11A includes aribbon wire 41 that is secured to abond pad 34 by way of a wedge bond, whilespacer 40 f of FIG. 11B is a structure that includesopposite end portions different bond pads 34 of asemiconductor device 30 and acentral portion 43 located betweenend portions semiconductor device 30. - Once
adhesive material 50 has cured sufficiently to secure the relative positions offirst semiconductor device 30 andsecond semiconductor device 30′, discreteconductive elements 36 may be formed betweenbond pads 34 a′ ofsecond semiconductor device 30′ andcorresponding contact areas 24 ofsubstrate 20, as depicted in FIG. 8. Discreteconductive elements 36 may comprise bond wires, TAB elements, thermocompression bonded leads, or any other suitable, known type of discrete conductive element. Discreteconductive elements 36 are formed by suitable techniques which, of course, depend upon the particular type of discreteconductive element 36 used inassembly 10. - In the event that assembly of
additional semiconductor devices 30″ oversemiconductor devices second semiconductor device 30′ may include noncircuit bond pads 34 b′ on anactive surface 32′ thereof, upon whichadditional spacers 40 may be formed. Theseadditional spacers 40 may be formed prior to, concurrently with, of subsequent to the formation of discreteconductive elements 36 betweenbond pads 34 a′ ofsecond semiconductor device 30′ and theircorresponding contact areas 24 ofsubstrate 20. The processes described herein with reference to FIGS. 6-8 may be repeated untilassembly 10 includes a desired number of semiconductor devices. - Although the foregoing description contains many specifics, these should not be construed as limiting the scope of the present invention, but merely as providing illustrations of some exemplary embodiments. Similarly, other embodiments of the invention may be devised which do not depart from the spirit or scope of the present invention. Features from different embodiments may be employed in combination. The scope of the invention is, therefore, indicated and limited only by the appended claims and their legal equivalents, rather than by the foregoing description. All additions, deletions, and modifications to the invention, as disclosed herein, which fall within the meaning and scope of the claims are to be embraced thereby.
Claims (52)
1. A semiconductor device assembly, comprising:
at least one semiconductor device; and
a plurality of mutually laterally spaced discrete spacers protruding from a surface of said at least one semiconductor device, said spacers defining a distance said surface of said at least one semiconductor device is to be spaced apart from another semiconductor device to be positioned in superimposed relation with said at least one semiconductor device.
2. The semiconductor device assembly of claim 1 , wherein at least one of said spacers is resiliently compressible.
3. The semiconductor device assembly of claim 1 , wherein at least one of said spacers protrudes from an active surface of said at least one semiconductor device.
4. The semiconductor device assembly of claim 3 , wherein each of said spacers protrudes from an active surface of said at least one semiconductor device.
5. The semiconductor device assembly of claim 4 , wherein said plurality of spacers are arranged to stably support said another semiconductor device.
6. The semiconductor device assembly of claim 1 , further comprising:
said another semiconductor device positioned adjacent said spacers, opposite from said at least one semiconductor device.
7. The semiconductor device assembly of claim 6 , further comprising:
adhesive material between said at least one semiconductor device and said another semiconductor device.
8. The semiconductor device assembly of claim 7 , wherein said adhesive material is located between adjacent spacers.
9. The semiconductor device assembly of claim 6 , wherein said spacers are electrically isolated from internal circuitry of said at least one semiconductor device.
10. The semiconductor device assembly of claim 1 , wherein said spacers comprise electrically conductive material.
11. The semiconductor device assembly of claim 10 , wherein said spacers communicate with a ground plane of said at least one semiconductor device.
12. The semiconductor device assembly of claim 1 , further comprising:
a substrate with which at least one semiconductor device is associated.
13. The semiconductor device assembly of claim 12 , wherein said substrate comprises at least one of a circuit board, an interposer, a semiconductor device, and leads.
14. The semiconductor device assembly of claim 12 , wherein at least one bond pad of said at least one semiconductor device is in communication with a corresponding contact area of said substrate.
15. The semiconductor device assembly of claim 14 , further comprising:
at least one discrete conductive element extending from said at least one bond pad, over an active surface of said at least one semiconductor device, to said corresponding contact area.
16. The semiconductor device assembly of claim 15 , wherein heights of said spacers exceed a maximum height said at least one discrete conductive element protrudes above said active surface.
17. The semiconductor device assembly of claim 1 , wherein said spacers are secured to noncircuit bond pads of said at least one semiconductor device.
18. A semiconductor device assembly, comprising:
a substrate;
a first semiconductor device associated with said substrate, bond pads of said first semiconductor device in communication with corresponding contact areas of said substrate;
mutually laterally spaced discrete spacers positioned on and protruding from an active surface of said first semiconductor device; and
a second semiconductor device comprising a back side positioned on said mutually laterally spaced discrete spacers.
19. The semiconductor device assembly of claim 18 , wherein said substrate comprises one of a circuit board, an interposer, another semiconductor device, and leads.
20. The semiconductor device assembly of claim 18 , wherein said bond pads and said corresponding contact areas comminicate by way of discrete conductive elements positioned therebetween.
21. The semiconductor device assembly of claim 20 , wherein said discrete conductive elements comprise at least one of bond wires, tape-automated bond elements, and thermocompression bonded leads.
22. The semiconductor device of claim 18 , wherein said mutually laterally spaced discrete spacers are secured to noncircuit bond pads of said first semiconductor device.
23. The semiconductor device assembly of claim 22 , wherein said laterally discrete spacers comprise conductive material.
24. The semiconductor device assembly of claim 23 , wherein said mutually laterally spaced discrete spacers are electrically isolated from internal circuitry of said first semiconductor device.
25. The semiconductor device assembly of claim 23 , wherein said mutually laterally spaced discrete spacers are in communication with a ground or reference voltage plane of said first semiconductor device.
26. The semiconductor device assembly of claim 25 , wherein said back side of said second semiconductor device is also in communication with said ground or reference voltage plane.
27. The semiconductor device assembly of claim 20 , wherein heights of said laterally discrete spacers exceed a maximum height said discrete conductive elements protrude above said active surface.
28. The semiconductor device assembly of claim 18 , wherein at least one of said laterally discrete spacers is compressible.
29. The semiconductor device assembly of claim 18 , wherein said second semiconductor device comprises a dielectric layer on at least portions thereof that contact said laterally discrete spacers.
30. The semiconductor device assembly of claim 18 , wherein bond pads of said second semiconductor device communicate with corresponding contact areas of said substrate by way of discrete conductive elements positioned therebetween.
31. The semiconductor device assembly of claim 18 , further comprising:
an adhesive layer between said first semiconductor device and said second semiconductor device.
32. The semiconductor device assembly of claim 31 , wherein at least some of said mutually laterally spaced discrete spacers extend through said adhesive layer.
33. The semiconductor device assembly of claim 18 , further comprising: at least one additional semiconductor device positioned over said second semiconductor device.
34. The semiconductor device assembly of claim 18 , further comprising: an encapsulant material substantially covering said first semiconductor device, said second semiconductor device, said discrete conductive elements, and portions of said substrate located adjacent to said first semiconductor device.
35. The semiconductor device assembly of claim 18 , further comprising: at least one external connective element carried by said substrate and in electrical communication with at least one corresponding contact area of said substrate.
36. A method for assembling semiconductor devices in stacked arrangement, comprising:
providing a substrate;
securing a first semiconductor device to said substrate;
electrically connecting bond pads of said first semiconductor device to corresponding contact areas of said substrate;
positioning discrete spacers at mutually laterally spaced positions on at least one of an active surface of said first semiconductor device and a back side of said second semiconductor device;
positioning a second semiconductor device over said first semiconductor device, said spacers separating said first semiconductor device from said second semiconductor device.
37. The method of claim 36 , wherein said providing comprises providing at least one of a circuit board, an interposer, another semiconductor device, and leads.
38. The method of claim 36 , wherein said electrically connecting comprises placing discrete conductive elements between bond pads of said first semiconductor device and corresponding contact areas of said substrate.
39. The method of claim 38 , wherein said placing comprises wire bonding.
40. The method of claim 38 , wherein said placing comprises tape-automated bonding.
41. The method of claim 38 , wherein said placing comprises thermocompression bonding leads between said bond pads and said corresponding contact areas.
42. The method of claim 36 , wherein said positioning spacers comprises positioning resilient compressible spacers.
43. The method of claim 36 , wherein said positioning spacers comprises securing spacers to noncircuit bond pads.
44. The method of claim 43 , wherein said positioning spacers comprises positioning said spacers in electrical isolation from internal circuitry of said first semiconductor device.
45. The method of claim 43 , wherein said positioning spacers comprises positioning spacers in communication with a ground plane of said first semiconductor device.
46. The method of claim 36 , wherein said positioning said second semiconductor device comprises positioning said second semiconductor device with a back side thereof facing an active surface of said first semiconductor device.
47. The method of claim 36 , further comprising:
electrically connecting bond pads of said second semiconductor device and corresponding contact areas of said substrate.
48. The method of claim 36 , further comprising:
applying adhesive material at least to a surface of said first semiconductor device.
49. The method of claim 48 , wherein said applying adhesive material comprises introducing adhesive material between said first and second semiconductor devices.
50. The method of claim 36 , further comprising:
positioning at least one additional semiconductor device over said second semiconductor device.
51. The method of claim 36 , further comprising:
substantially encapsulating said first semiconductor device, said spacers, said second semiconductor device, and portions of said substrate located laterally adjacent said first semiconductor device.
52. The method of claim 36 , further comprising:
placing at least one external conductive element in communication with at least one corresponding contact area of said substrate.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/939,258 US20030038356A1 (en) | 2001-08-24 | 2001-08-24 | Semiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods |
US10/834,651 US8101459B2 (en) | 2001-08-24 | 2004-04-29 | Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/939,258 US20030038356A1 (en) | 2001-08-24 | 2001-08-24 | Semiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/834,651 Division US8101459B2 (en) | 2001-08-24 | 2004-04-29 | Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030038356A1 true US20030038356A1 (en) | 2003-02-27 |
Family
ID=25472836
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/939,258 Abandoned US20030038356A1 (en) | 2001-08-24 | 2001-08-24 | Semiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods |
US10/834,651 Expired - Lifetime US8101459B2 (en) | 2001-08-24 | 2004-04-29 | Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/834,651 Expired - Lifetime US8101459B2 (en) | 2001-08-24 | 2004-04-29 | Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween |
Country Status (1)
Country | Link |
---|---|
US (2) | US20030038356A1 (en) |
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020125556A1 (en) * | 2001-03-09 | 2002-09-12 | Oh Kwang Seok | Stacking structure of semiconductor chips and semiconductor package using it |
US20030038357A1 (en) * | 2001-08-24 | 2003-02-27 | Derderian James M. | Spacer for semiconductor devices, semiconductor devices and assemblies including the spacer, and methods |
US20060022315A1 (en) * | 2004-08-02 | 2006-02-02 | Siliconware Precision Industries Co., Ltd. | Semiconductor package with stacked chips and method for fabricating the same |
US7199469B2 (en) * | 2000-10-16 | 2007-04-03 | Renesas Technology Corp. | Semiconductor device having stacked semiconductor chips sealed with a resin seal member |
US20070184644A1 (en) * | 2003-06-30 | 2007-08-09 | Intel Corporation | Ball grid array copper balancing |
US20080128916A1 (en) * | 2006-12-04 | 2008-06-05 | Nec Electronics Corporation | Semiconductor device including microstrip line and coplanar line |
US20080237825A1 (en) * | 2007-03-30 | 2008-10-02 | Lionel Chien Hui Tay | Stacked integrated circuit package system with conductive spacer |
US20080303131A1 (en) * | 2007-06-11 | 2008-12-11 | Vertical Circuits, Inc. | Electrically interconnected stacked die assemblies |
US20090065916A1 (en) * | 2007-09-10 | 2009-03-12 | Vertical Circuits, Inc. | Semiconductor die mount by conformal die coating |
US7675180B1 (en) | 2006-02-17 | 2010-03-09 | Amkor Technology, Inc. | Stacked electronic component package having film-on-wire spacer |
US20100327461A1 (en) * | 2009-06-26 | 2010-12-30 | Vertical Circuits, Inc. | Electrical interconnect for die stacked in zig-zag configuration |
US20110062583A1 (en) * | 2005-02-22 | 2011-03-17 | Micron Technology, Inc. | Stacked die package for peripheral and center device pad layout device |
US20110101505A1 (en) * | 2008-06-19 | 2011-05-05 | Vertical Circuits, Inc. | Semiconductor Die Separation Method |
US8097934B1 (en) * | 2007-09-27 | 2012-01-17 | National Semiconductor Corporation | Delamination resistant device package having low moisture sensitivity |
US8129849B1 (en) | 2006-05-24 | 2012-03-06 | Amkor Technology, Inc. | Method of making semiconductor package with adhering portion |
US8384200B2 (en) | 2006-02-20 | 2013-02-26 | Micron Technology, Inc. | Semiconductor device assemblies including face-to-face semiconductor dice and systems including such assemblies |
US8912661B2 (en) | 2009-11-04 | 2014-12-16 | Invensas Corporation | Stacked die assembly having reduced stress electrical interconnects |
US9147583B2 (en) | 2009-10-27 | 2015-09-29 | Invensas Corporation | Selective die electrical insulation by additive process |
US9153517B2 (en) | 2008-05-20 | 2015-10-06 | Invensas Corporation | Electrical connector between die pad and z-interconnect for stacked die assemblies |
US9305862B2 (en) | 2008-03-12 | 2016-04-05 | Invensas Corporation | Support mounted electrically interconnected die assembly |
US9490195B1 (en) | 2015-07-17 | 2016-11-08 | Invensas Corporation | Wafer-level flipped die stacks with leadframes or metal foil interconnects |
US9508691B1 (en) | 2015-12-16 | 2016-11-29 | Invensas Corporation | Flipped die stacks with multiple rows of leadframe interconnects |
US9595511B1 (en) | 2016-05-12 | 2017-03-14 | Invensas Corporation | Microelectronic packages and assemblies with improved flyby signaling operation |
US9728524B1 (en) | 2016-06-30 | 2017-08-08 | Invensas Corporation | Enhanced density assembly having microelectronic packages mounted at substantial angle to board |
US9825002B2 (en) | 2015-07-17 | 2017-11-21 | Invensas Corporation | Flipped die stack |
US9871019B2 (en) | 2015-07-17 | 2018-01-16 | Invensas Corporation | Flipped die stack assemblies with leadframe interconnects |
US10566310B2 (en) | 2016-04-11 | 2020-02-18 | Invensas Corporation | Microelectronic packages having stacked die and wire bond interconnects |
DE102019113082A1 (en) * | 2019-05-17 | 2020-11-19 | Infineon Technologies Ag | SEMICONDUCTOR HOUSING AND METHOD OF FORMING A SEMICONDUCTOR HOUSING |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030038356A1 (en) * | 2001-08-24 | 2003-02-27 | Derderian James M | Semiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods |
US7276802B2 (en) | 2002-04-15 | 2007-10-02 | Micron Technology, Inc. | Semiconductor integrated circuit package having electrically disconnected solder balls for mounting |
US7262508B2 (en) * | 2003-10-03 | 2007-08-28 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Integrated circuit incorporating flip chip and wire bonding |
EP1688997B1 (en) | 2005-02-02 | 2014-04-16 | Infineon Technologies AG | Electronic component with stacked semiconductor chips |
SG130055A1 (en) | 2005-08-19 | 2007-03-20 | Micron Technology Inc | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices |
SG130066A1 (en) | 2005-08-26 | 2007-03-20 | Micron Technology Inc | Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices |
SG155779A1 (en) * | 2008-03-10 | 2009-10-29 | Micron Technology Inc | Apparatus and methods of forming wire bonds |
WO2018125163A1 (en) * | 2016-12-29 | 2018-07-05 | Intel Corporation | Multi-point stacked die wirebonding for improved power delivery |
Citations (89)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3811186A (en) * | 1972-12-11 | 1974-05-21 | Ibm | Method of aligning and attaching circuit devices on a substrate |
US3871015A (en) * | 1969-08-14 | 1975-03-11 | Ibm | Flip chip module with non-uniform connector joints |
US4764804A (en) * | 1986-02-21 | 1988-08-16 | Hitachi, Ltd. | Semiconductor device and process for producing the same |
US4866507A (en) * | 1986-05-19 | 1989-09-12 | International Business Machines Corporation | Module for packaging semiconductor integrated circuit chips on a base substrate |
US4897708A (en) * | 1986-07-17 | 1990-01-30 | Laser Dynamics, Inc. | Semiconductor wafer array |
US5012323A (en) * | 1989-11-20 | 1991-04-30 | Micron Technology, Inc. | Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe |
US5056215A (en) * | 1990-12-10 | 1991-10-15 | Delco Electronics Corporation | Method of providing standoff pillars |
US5220200A (en) * | 1990-12-10 | 1993-06-15 | Delco Electronics Corporation | Provision of substrate pillars to maintain chip standoff |
US5323060A (en) * | 1993-06-02 | 1994-06-21 | Micron Semiconductor, Inc. | Multichip module having a stacked chip arrangement |
US5323084A (en) * | 1989-10-26 | 1994-06-21 | Hewlett-Packard Company | Light emitting diode printhead |
US5399898A (en) * | 1992-07-17 | 1995-03-21 | Lsi Logic Corporation | Multi-chip semiconductor arrangements using flip chip dies |
US5400950A (en) * | 1994-02-22 | 1995-03-28 | Delco Electronics Corporation | Method for controlling solder bump height for flip chip integrated circuit devices |
US5484314A (en) * | 1994-10-13 | 1996-01-16 | Micron Semiconductor, Inc. | Micro-pillar fabrication utilizing a stereolithographic printing process |
US5518964A (en) * | 1994-07-07 | 1996-05-21 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation and bonding |
US5633535A (en) * | 1995-01-27 | 1997-05-27 | Chao; Clinton C. | Spacing control in electronic device assemblies |
US5654226A (en) * | 1994-09-07 | 1997-08-05 | Harris Corporation | Wafer bonding for power devices |
US5659952A (en) * | 1994-09-20 | 1997-08-26 | Tessera, Inc. | Method of fabricating compliant interface for semiconductor chip |
US5723899A (en) * | 1994-08-30 | 1998-03-03 | Amkor Electronics, Inc. | Semiconductor lead frame having connection bar and guide rings |
US5726492A (en) * | 1995-10-27 | 1998-03-10 | Fujitsu Limited | Semiconductor module including vertically mounted semiconductor chips |
US5763939A (en) * | 1994-09-30 | 1998-06-09 | Nec Corporation | Semiconductor device having a perforated base film sheet |
US5763941A (en) * | 1995-10-24 | 1998-06-09 | Tessera, Inc. | Connection component with releasable leads |
US5772451A (en) * | 1993-11-16 | 1998-06-30 | Form Factor, Inc. | Sockets for electronic components and methods of connecting to electronic components |
US5793108A (en) * | 1995-05-30 | 1998-08-11 | Sharp Kabushiki Kaisha | Semiconductor integrated circuit having a plurality of semiconductor chips |
US5804874A (en) * | 1996-03-08 | 1998-09-08 | Samsung Electronics Co., Ltd. | Stacked chip package device employing a plurality of lead on chip type semiconductor chips |
US5804004A (en) * | 1992-05-11 | 1998-09-08 | Nchip, Inc. | Stacked devices for multichip modules |
US5813115A (en) * | 1994-08-03 | 1998-09-29 | Matsushita Electric Industrial Co., Ltd. | Method of mounting a semiconductor chip on a wiring substrate |
US5864177A (en) * | 1996-12-12 | 1999-01-26 | Honeywell Inc. | Bypass capacitors for chip and wire circuit assembly |
US5864946A (en) * | 1993-11-16 | 1999-02-02 | Form Factor, Inc. | Method of making contact tip structures |
US5884398A (en) * | 1993-11-16 | 1999-03-23 | Form Factor, Inc. | Mounting spring elements on semiconductor devices |
US5953814A (en) * | 1998-02-27 | 1999-09-21 | Delco Electronics Corp. | Process for producing flip chip circuit board assembly exhibiting enhanced reliability |
USRE36613E (en) * | 1993-04-06 | 2000-03-14 | Micron Technology, Inc. | Multi-chip stacked devices |
US6046910A (en) * | 1998-03-18 | 2000-04-04 | Motorola, Inc. | Microelectronic assembly having slidable contacts and method for manufacturing the assembly |
US6049976A (en) * | 1993-11-16 | 2000-04-18 | Formfactor, Inc. | Method of mounting free-standing resilient electrical contact structures to electronic components |
US6051886A (en) * | 1995-08-16 | 2000-04-18 | Micron Technology, Inc. | Angularly offset stacked die multichip device and method of manufacture |
US6054337A (en) * | 1996-12-13 | 2000-04-25 | Tessera, Inc. | Method of making a compliant multichip package |
US6063648A (en) * | 1998-10-29 | 2000-05-16 | Tessera, Inc. | Lead formation usings grids |
US6084284A (en) * | 1994-11-18 | 2000-07-04 | Adamic, Jr.; Fred W. | Integrated circuit including inverted dielectric isolation |
US6087718A (en) * | 1996-12-27 | 2000-07-11 | Lg Semicon Co., Ltd. | Stacking type semiconductor chip package |
US6100594A (en) * | 1998-01-14 | 2000-08-08 | Sharp Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US6107682A (en) * | 1996-12-13 | 2000-08-22 | Tessera, Inc. | Compliant wirebond packages having wire loop |
US6168974B1 (en) * | 1993-11-16 | 2001-01-02 | Formfactor, Inc. | Process of mounting spring contacts to semiconductor devices |
US6175157B1 (en) * | 1997-03-21 | 2001-01-16 | Rohm Co., Ltd. | Semiconductor device package for suppressing warping in semiconductor chips |
US6183267B1 (en) * | 1999-03-11 | 2001-02-06 | Murray Hill Devices | Ultra-miniature electrical contacts and method of manufacture |
US6191487B1 (en) * | 1998-04-23 | 2001-02-20 | Minco Technology Labs, Inc. | Semiconductor and flip chip packages and method having a back-side connection |
US6208024B1 (en) * | 1996-12-12 | 2001-03-27 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation using restraining straps |
US6212767B1 (en) * | 1999-08-31 | 2001-04-10 | Micron Technology, Inc. | Assembling a stacked die package |
US6231974B1 (en) * | 1997-05-22 | 2001-05-15 | Dow Corning Toray Silicone Company, Ltd. | Hot-melt adhesive sheet and semiconductor devices |
US6232668B1 (en) * | 1999-02-02 | 2001-05-15 | Rohm Co. Ltd. | Semiconductor device of chip-on-chip structure and semiconductor chip for use therein |
US6242803B1 (en) * | 1993-11-16 | 2001-06-05 | Formfactor, Inc. | Semiconductor devices with integral contact structures |
US6246247B1 (en) * | 1994-11-15 | 2001-06-12 | Formfactor, Inc. | Probe card assembly and kit, and methods of using same |
US6265771B1 (en) * | 1999-01-27 | 2001-07-24 | International Business Machines Corporation | Dual chip with heat sink |
US6271598B1 (en) * | 1997-07-29 | 2001-08-07 | Cubic Memory, Inc. | Conductive epoxy flip-chip on chip |
US6281577B1 (en) * | 1996-06-28 | 2001-08-28 | Pac Tech-Packaging Technologies Gmbh | Chips arranged in plurality of planes and electrically connected to one another |
US6287895B1 (en) * | 1999-01-29 | 2001-09-11 | Nec Corporation | Semiconductor package having enhanced ball grid array protective dummy members |
US6294040B1 (en) * | 1996-12-13 | 2001-09-25 | Tessera, Inc. | Transferable resilient element for packaging of a semiconductor chip and method therefor |
US6336269B1 (en) * | 1993-11-16 | 2002-01-08 | Benjamin N. Eldridge | Method of fabricating an interconnection element |
US6340846B1 (en) * | 2000-12-06 | 2002-01-22 | Amkor Technology, Inc. | Making semiconductor packages with stacked dies and reinforced wire bonds |
US6340822B1 (en) * | 1999-10-05 | 2002-01-22 | Agere Systems Guardian Corp. | Article comprising vertically nano-interconnected circuit devices and method for making the same |
US20020008309A1 (en) * | 1997-03-12 | 2002-01-24 | Mitsukuni Akiyama | Stacked subtrate and semiconductor device |
US20020045290A1 (en) * | 1996-02-20 | 2002-04-18 | Michael B. Ball | Flip chip and conventional stack |
US6388313B1 (en) * | 2001-01-30 | 2002-05-14 | Siliconware Precision Industries Co., Ltd. | Multi-chip module |
US6392292B1 (en) * | 1999-07-08 | 2002-05-21 | Nec Corporation | Multi-level stacked semiconductor bear chips with the same electrode pad patterns |
US6400007B1 (en) * | 2001-04-16 | 2002-06-04 | Kingpak Technology Inc. | Stacked structure of semiconductor means and method for manufacturing the same |
US20020074637A1 (en) * | 2000-12-19 | 2002-06-20 | Intel Corporation | Stacked flip chip assemblies |
US6410366B1 (en) * | 1998-09-30 | 2002-06-25 | Seiko Epson Corporation | Semiconductor device and manufacturing method thereof, circuit board and electronic equipment |
US6429509B1 (en) * | 1999-05-03 | 2002-08-06 | United Microelectronics Corporation | Integrated circuit with improved interconnect structure and process for making same |
US6437449B1 (en) * | 2001-04-06 | 2002-08-20 | Amkor Technology, Inc. | Making semiconductor devices having stacked dies with biased back surfaces |
US6441496B1 (en) * | 2000-11-22 | 2002-08-27 | Wen Chuan Chen | Structure of stacked integrated circuits |
US6448659B1 (en) * | 2000-04-26 | 2002-09-10 | Advanced Micro Devices, Inc. | Stacked die design with supporting O-ring |
US6504223B1 (en) * | 1998-11-30 | 2003-01-07 | Advantest Corp. | Contact structure and production method thereof and probe contact assembly using same |
US20030015781A1 (en) * | 2001-07-19 | 2003-01-23 | Farrar Paul A. | Method of using foamed insulators in three dimensional multichip structures |
US6518664B2 (en) * | 2000-03-14 | 2003-02-11 | Hitachi, Ltd. | Semiconductor integrated circuit device and manufacturing method of that |
US20030038353A1 (en) * | 2001-08-23 | 2003-02-27 | Derderian James M. | Assemblies including stacked semiconductor devices separated by discrete conductive elements therebetween, packages including the assemblies, and methods |
US6528889B1 (en) * | 1998-06-30 | 2003-03-04 | Seiko Instruments Inc. | Electronic circuit device having adhesion-reinforcing pattern on a circuit board for flip-chip mounting an IC chip |
US6531784B1 (en) * | 2000-06-02 | 2003-03-11 | Amkor Technology, Inc. | Semiconductor package with spacer strips |
US6545365B2 (en) * | 2000-04-26 | 2003-04-08 | Mitsubishi Denki Kabushiki Kaisha | Resin-sealed chip stack type semiconductor device |
US6564449B1 (en) * | 2000-11-07 | 2003-05-20 | Advanced Semiconductor Engineering, Inc. | Method of making wire connection in semiconductor device |
US6593662B1 (en) * | 2000-06-16 | 2003-07-15 | Siliconware Precision Industries Co., Ltd. | Stacked-die package structure |
US6603072B1 (en) * | 2001-04-06 | 2003-08-05 | Amkor Technology, Inc. | Making leadframe semiconductor packages with stacked dies and interconnecting interposer |
US6602733B2 (en) * | 2000-02-18 | 2003-08-05 | Sony Corporation | Method for fabricating electronic circuit device, semiconductor device and electronic circuit device including bump bonding |
US6607937B1 (en) * | 2000-08-23 | 2003-08-19 | Micron Technology, Inc. | Stacked microelectronic dies and methods for stacking microelectronic dies |
US6621172B2 (en) * | 1999-09-03 | 2003-09-16 | Seiko Epson Corporation | Semiconductor device and method of fabricating the same, circuit board, and electronic equipment |
US6624005B1 (en) * | 2000-09-06 | 2003-09-23 | Amkor Technology, Inc. | Semiconductor memory cards and method of making same |
US6682954B1 (en) * | 1996-05-29 | 2004-01-27 | Micron Technology, Inc. | Method for employing piggyback multiple die #3 |
US6724084B1 (en) * | 1999-02-08 | 2004-04-20 | Rohm Co., Ltd. | Semiconductor chip and production thereof, and semiconductor device having semiconductor chip bonded to solid device |
US6727579B1 (en) * | 1994-11-16 | 2004-04-27 | Formfactor, Inc. | Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures |
US6778406B2 (en) * | 1993-11-16 | 2004-08-17 | Formfactor, Inc. | Resilient contact structures for interconnecting electronic devices |
US7064566B2 (en) * | 1993-11-16 | 2006-06-20 | Formfactor, Inc. | Probe card assembly and kit |
US7084656B1 (en) * | 1993-11-16 | 2006-08-01 | Formfactor, Inc. | Probe for semiconductor devices |
Family Cites Families (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57176738A (en) | 1981-04-23 | 1982-10-30 | Seiko Epson Corp | Connecting structure for flip chip |
JPS58157146A (en) | 1982-03-12 | 1983-09-19 | Fujitsu Ltd | Semiconductor device |
JPS59108341A (en) | 1982-12-14 | 1984-06-22 | Fuji Electric Co Ltd | Complementary type metal oxide semiconductor field effect transistor |
JPH01238148A (en) | 1988-03-18 | 1989-09-22 | Fuji Electric Co Ltd | Semiconductor device |
US4989069A (en) * | 1990-01-29 | 1991-01-29 | Motorola, Inc. | Semiconductor package having leads that break-away from supports |
JPH0437137A (en) | 1990-06-01 | 1992-02-07 | Hitachi Ltd | Semiconductor chip or semiconductor device and manufacture thereof |
DE4020048A1 (en) | 1990-06-23 | 1992-01-02 | Ant Nachrichtentech | ARRANGEMENT OF SUBSTRATE AND COMPONENT AND METHOD FOR THE PRODUCTION |
JPH0462866A (en) | 1990-06-25 | 1992-02-27 | Seiko Epson Corp | Mounting method for surface mounting component |
US5154341A (en) * | 1990-12-06 | 1992-10-13 | Motorola Inc. | Noncollapsing multisolder interconnection |
US5614766A (en) * | 1991-09-30 | 1997-03-25 | Rohm Co., Ltd. | Semiconductor device with stacked alternate-facing chips |
US5269453A (en) * | 1992-04-02 | 1993-12-14 | Motorola, Inc. | Low temperature method for forming solder bump interconnections to a plated circuit trace |
US6162665A (en) | 1993-10-15 | 2000-12-19 | Ixys Corporation | High voltage transistors and thyristors |
US5820014A (en) * | 1993-11-16 | 1998-10-13 | Form Factor, Inc. | Solder preforms |
US5700715A (en) | 1994-06-14 | 1997-12-23 | Lsi Logic Corporation | Process for mounting a semiconductor device to a circuit substrate |
US6228686B1 (en) * | 1995-09-18 | 2001-05-08 | Tessera, Inc. | Method of fabricating a microelectronic assembly using sheets with gaps to define lead regions |
US5841197A (en) | 1994-11-18 | 1998-11-24 | Adamic, Jr.; Fred W. | Inverted dielectric isolation process |
US6005778A (en) * | 1995-06-15 | 1999-12-21 | Honeywell Inc. | Chip stacking and capacitor mounting arrangement including spacers |
US6483328B1 (en) * | 1995-11-09 | 2002-11-19 | Formfactor, Inc. | Probe card for probing wafers with raised contact elements |
JPH10150341A (en) * | 1996-09-19 | 1998-06-02 | Murata Mfg Co Ltd | One-port type surface acoustic wave device |
US6809421B1 (en) * | 1996-12-02 | 2004-10-26 | Kabushiki Kaisha Toshiba | Multichip semiconductor device, chip therefor and method of formation thereof |
US6133072A (en) * | 1996-12-13 | 2000-10-17 | Tessera, Inc. | Microelectronic connector with planar elastomer sockets |
JPH10189653A (en) | 1996-12-26 | 1998-07-21 | Toshiba Corp | Semiconductor element and circuit module having this semiconductor element |
US6133637A (en) * | 1997-01-24 | 2000-10-17 | Rohm Co., Ltd. | Semiconductor device having a plurality of semiconductor chips |
JP3779789B2 (en) * | 1997-01-31 | 2006-05-31 | 株式会社ルネサステクノロジ | Semiconductor device and manufacturing method thereof |
US5841198A (en) | 1997-04-21 | 1998-11-24 | Lsi Logic Corporation | Ball grid array package employing solid core solder balls |
US6160526A (en) * | 1997-06-23 | 2000-12-12 | Rohm Co., Ltd. | IC module and IC card |
JPH1140608A (en) | 1997-07-23 | 1999-02-12 | Hitachi Ltd | Semiconductor device and its mounting method |
US5985682A (en) | 1997-08-25 | 1999-11-16 | Motorola, Inc. | Method for testing a bumped semiconductor die |
US6573609B2 (en) * | 1997-11-25 | 2003-06-03 | Tessera, Inc. | Microelectronic component with rigid interposer |
JPH11214432A (en) | 1998-01-28 | 1999-08-06 | Citizen Watch Co Ltd | Semiconductor device and spacer forming method |
US6495462B1 (en) * | 1998-02-09 | 2002-12-17 | Tessera, Inc. | Components with releasable leads |
US6297547B1 (en) * | 1998-02-13 | 2001-10-02 | Micron Technology Inc. | Mounting multiple semiconductor dies in a package |
KR100266693B1 (en) | 1998-05-30 | 2000-09-15 | 김영환 | Stackable ball grid array semiconductor package and fabrication method thereof |
JP2000077458A (en) | 1998-08-31 | 2000-03-14 | Matsushita Electric Works Ltd | Flip-chip mounting method |
JP3418134B2 (en) * | 1999-02-12 | 2003-06-16 | ローム株式会社 | Semiconductor device with chip-on-chip structure |
JP2000299330A (en) | 1999-04-14 | 2000-10-24 | Matsushita Electric Ind Co Ltd | Method and apparatus for mounting bare chip, and mounting board thereon |
JP4526651B2 (en) * | 1999-08-12 | 2010-08-18 | 富士通セミコンダクター株式会社 | Semiconductor device |
US6316727B1 (en) | 1999-10-07 | 2001-11-13 | United Microelectronics Corp. | Multi-chip semiconductor package |
US6483190B1 (en) * | 1999-10-20 | 2002-11-19 | Fujitsu Limited | Semiconductor chip element, semiconductor chip element mounting structure, semiconductor chip element mounting device and mounting method |
US6297063B1 (en) * | 1999-10-25 | 2001-10-02 | Agere Systems Guardian Corp. | In-situ nano-interconnected circuit devices and method for making the same |
US6461881B1 (en) * | 2000-06-08 | 2002-10-08 | Micron Technology, Inc. | Stereolithographic method and apparatus for fabricating spacers for semiconductor devices and resulting structures |
US7138653B1 (en) * | 2000-06-08 | 2006-11-21 | Micron Technology, Inc. | Structures for stabilizing semiconductor devices relative to test substrates and methods for fabricating the stabilizers |
US7041533B1 (en) * | 2000-06-08 | 2006-05-09 | Micron Technology, Inc. | Stereolithographic method for fabricating stabilizers for semiconductor devices |
US6333562B1 (en) * | 2000-07-13 | 2001-12-25 | Advanced Semiconductor Engineering, Inc. | Multichip module having stacked chip arrangement |
US6472758B1 (en) * | 2000-07-20 | 2002-10-29 | Amkor Technology, Inc. | Semiconductor package including stacked semiconductor dies and bond wires |
KR100443504B1 (en) | 2001-06-12 | 2004-08-09 | 주식회사 하이닉스반도체 | ball grid array package and method of fabricating the same |
US20030038356A1 (en) * | 2001-08-24 | 2003-02-27 | Derderian James M | Semiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods |
-
2001
- 2001-08-24 US US09/939,258 patent/US20030038356A1/en not_active Abandoned
-
2004
- 2004-04-29 US US10/834,651 patent/US8101459B2/en not_active Expired - Lifetime
Patent Citations (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3871015A (en) * | 1969-08-14 | 1975-03-11 | Ibm | Flip chip module with non-uniform connector joints |
US3811186A (en) * | 1972-12-11 | 1974-05-21 | Ibm | Method of aligning and attaching circuit devices on a substrate |
US4764804A (en) * | 1986-02-21 | 1988-08-16 | Hitachi, Ltd. | Semiconductor device and process for producing the same |
US4866507A (en) * | 1986-05-19 | 1989-09-12 | International Business Machines Corporation | Module for packaging semiconductor integrated circuit chips on a base substrate |
US4897708A (en) * | 1986-07-17 | 1990-01-30 | Laser Dynamics, Inc. | Semiconductor wafer array |
US5323084A (en) * | 1989-10-26 | 1994-06-21 | Hewlett-Packard Company | Light emitting diode printhead |
US5012323A (en) * | 1989-11-20 | 1991-04-30 | Micron Technology, Inc. | Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe |
US5056215A (en) * | 1990-12-10 | 1991-10-15 | Delco Electronics Corporation | Method of providing standoff pillars |
US5220200A (en) * | 1990-12-10 | 1993-06-15 | Delco Electronics Corporation | Provision of substrate pillars to maintain chip standoff |
US5804004A (en) * | 1992-05-11 | 1998-09-08 | Nchip, Inc. | Stacked devices for multichip modules |
US5399898A (en) * | 1992-07-17 | 1995-03-21 | Lsi Logic Corporation | Multi-chip semiconductor arrangements using flip chip dies |
USRE36613E (en) * | 1993-04-06 | 2000-03-14 | Micron Technology, Inc. | Multi-chip stacked devices |
US5323060A (en) * | 1993-06-02 | 1994-06-21 | Micron Semiconductor, Inc. | Multichip module having a stacked chip arrangement |
US6215670B1 (en) * | 1993-11-16 | 2001-04-10 | Formfactor, Inc. | Method for manufacturing raised electrical contact pattern of controlled geometry |
US6252175B1 (en) * | 1993-11-16 | 2001-06-26 | Igor Y. Khandros | Electronic assembly comprising a substrate and a plurality of springable interconnection elements secured to terminals of the substrate |
US6778406B2 (en) * | 1993-11-16 | 2004-08-17 | Formfactor, Inc. | Resilient contact structures for interconnecting electronic devices |
US7064566B2 (en) * | 1993-11-16 | 2006-06-20 | Formfactor, Inc. | Probe card assembly and kit |
US6168974B1 (en) * | 1993-11-16 | 2001-01-02 | Formfactor, Inc. | Process of mounting spring contacts to semiconductor devices |
US6242803B1 (en) * | 1993-11-16 | 2001-06-05 | Formfactor, Inc. | Semiconductor devices with integral contact structures |
US7084656B1 (en) * | 1993-11-16 | 2006-08-01 | Formfactor, Inc. | Probe for semiconductor devices |
US6274823B1 (en) * | 1993-11-16 | 2001-08-14 | Formfactor, Inc. | Interconnection substrates with resilient contact structures on both sides |
US5772451A (en) * | 1993-11-16 | 1998-06-30 | Form Factor, Inc. | Sockets for electronic components and methods of connecting to electronic components |
US6049976A (en) * | 1993-11-16 | 2000-04-18 | Formfactor, Inc. | Method of mounting free-standing resilient electrical contact structures to electronic components |
US6279227B1 (en) * | 1993-11-16 | 2001-08-28 | Igor Y. Khandros | Method of forming a resilient contact structure |
US6032356A (en) * | 1993-11-16 | 2000-03-07 | Formfactor. Inc. | Wafer-level test and burn-in, and semiconductor process |
US5884398A (en) * | 1993-11-16 | 1999-03-23 | Form Factor, Inc. | Mounting spring elements on semiconductor devices |
US6336269B1 (en) * | 1993-11-16 | 2002-01-08 | Benjamin N. Eldridge | Method of fabricating an interconnection element |
US5864946A (en) * | 1993-11-16 | 1999-02-02 | Form Factor, Inc. | Method of making contact tip structures |
US5400950A (en) * | 1994-02-22 | 1995-03-28 | Delco Electronics Corporation | Method for controlling solder bump height for flip chip integrated circuit devices |
US5518964A (en) * | 1994-07-07 | 1996-05-21 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation and bonding |
US5813115A (en) * | 1994-08-03 | 1998-09-29 | Matsushita Electric Industrial Co., Ltd. | Method of mounting a semiconductor chip on a wiring substrate |
US5723899A (en) * | 1994-08-30 | 1998-03-03 | Amkor Electronics, Inc. | Semiconductor lead frame having connection bar and guide rings |
US5654226A (en) * | 1994-09-07 | 1997-08-05 | Harris Corporation | Wafer bonding for power devices |
US5659952A (en) * | 1994-09-20 | 1997-08-26 | Tessera, Inc. | Method of fabricating compliant interface for semiconductor chip |
US5763939A (en) * | 1994-09-30 | 1998-06-09 | Nec Corporation | Semiconductor device having a perforated base film sheet |
US5484314A (en) * | 1994-10-13 | 1996-01-16 | Micron Semiconductor, Inc. | Micro-pillar fabrication utilizing a stereolithographic printing process |
US6246247B1 (en) * | 1994-11-15 | 2001-06-12 | Formfactor, Inc. | Probe card assembly and kit, and methods of using same |
US6727579B1 (en) * | 1994-11-16 | 2004-04-27 | Formfactor, Inc. | Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures |
US6084284A (en) * | 1994-11-18 | 2000-07-04 | Adamic, Jr.; Fred W. | Integrated circuit including inverted dielectric isolation |
US5633535A (en) * | 1995-01-27 | 1997-05-27 | Chao; Clinton C. | Spacing control in electronic device assemblies |
US5793108A (en) * | 1995-05-30 | 1998-08-11 | Sharp Kabushiki Kaisha | Semiconductor integrated circuit having a plurality of semiconductor chips |
US6051886A (en) * | 1995-08-16 | 2000-04-18 | Micron Technology, Inc. | Angularly offset stacked die multichip device and method of manufacture |
US5763941A (en) * | 1995-10-24 | 1998-06-09 | Tessera, Inc. | Connection component with releasable leads |
US5726492A (en) * | 1995-10-27 | 1998-03-10 | Fujitsu Limited | Semiconductor module including vertically mounted semiconductor chips |
US20020045290A1 (en) * | 1996-02-20 | 2002-04-18 | Michael B. Ball | Flip chip and conventional stack |
US5804874A (en) * | 1996-03-08 | 1998-09-08 | Samsung Electronics Co., Ltd. | Stacked chip package device employing a plurality of lead on chip type semiconductor chips |
US6682954B1 (en) * | 1996-05-29 | 2004-01-27 | Micron Technology, Inc. | Method for employing piggyback multiple die #3 |
US6281577B1 (en) * | 1996-06-28 | 2001-08-28 | Pac Tech-Packaging Technologies Gmbh | Chips arranged in plurality of planes and electrically connected to one another |
US6124179A (en) * | 1996-09-05 | 2000-09-26 | Adamic, Jr.; Fred W. | Inverted dielectric isolation process |
US6208024B1 (en) * | 1996-12-12 | 2001-03-27 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation using restraining straps |
US6362520B2 (en) * | 1996-12-12 | 2002-03-26 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation using restraining straps |
US5864177A (en) * | 1996-12-12 | 1999-01-26 | Honeywell Inc. | Bypass capacitors for chip and wire circuit assembly |
US6107682A (en) * | 1996-12-13 | 2000-08-22 | Tessera, Inc. | Compliant wirebond packages having wire loop |
US6054337A (en) * | 1996-12-13 | 2000-04-25 | Tessera, Inc. | Method of making a compliant multichip package |
US6294040B1 (en) * | 1996-12-13 | 2001-09-25 | Tessera, Inc. | Transferable resilient element for packaging of a semiconductor chip and method therefor |
US6087718A (en) * | 1996-12-27 | 2000-07-11 | Lg Semicon Co., Ltd. | Stacking type semiconductor chip package |
US20020008309A1 (en) * | 1997-03-12 | 2002-01-24 | Mitsukuni Akiyama | Stacked subtrate and semiconductor device |
US6175157B1 (en) * | 1997-03-21 | 2001-01-16 | Rohm Co., Ltd. | Semiconductor device package for suppressing warping in semiconductor chips |
US6231974B1 (en) * | 1997-05-22 | 2001-05-15 | Dow Corning Toray Silicone Company, Ltd. | Hot-melt adhesive sheet and semiconductor devices |
US6271598B1 (en) * | 1997-07-29 | 2001-08-07 | Cubic Memory, Inc. | Conductive epoxy flip-chip on chip |
US6452259B2 (en) * | 1997-12-03 | 2002-09-17 | Rohm Co., Ltd. | Stacked substrate and semiconductor device |
US6100594A (en) * | 1998-01-14 | 2000-08-08 | Sharp Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US5953814A (en) * | 1998-02-27 | 1999-09-21 | Delco Electronics Corp. | Process for producing flip chip circuit board assembly exhibiting enhanced reliability |
US6046910A (en) * | 1998-03-18 | 2000-04-04 | Motorola, Inc. | Microelectronic assembly having slidable contacts and method for manufacturing the assembly |
US20010000927A1 (en) * | 1998-04-23 | 2001-05-10 | Minco Technologies Labs, Inc. | Semiconductor and flip chip packages and method having a back-side connection |
US6191487B1 (en) * | 1998-04-23 | 2001-02-20 | Minco Technology Labs, Inc. | Semiconductor and flip chip packages and method having a back-side connection |
US6406938B2 (en) * | 1998-04-23 | 2002-06-18 | Minco Technology Labs, Inc. | Semiconductor and flip chip packages and method having a back-side connection |
US6528889B1 (en) * | 1998-06-30 | 2003-03-04 | Seiko Instruments Inc. | Electronic circuit device having adhesion-reinforcing pattern on a circuit board for flip-chip mounting an IC chip |
US6410366B1 (en) * | 1998-09-30 | 2002-06-25 | Seiko Epson Corporation | Semiconductor device and manufacturing method thereof, circuit board and electronic equipment |
US6063648A (en) * | 1998-10-29 | 2000-05-16 | Tessera, Inc. | Lead formation usings grids |
US6504223B1 (en) * | 1998-11-30 | 2003-01-07 | Advantest Corp. | Contact structure and production method thereof and probe contact assembly using same |
US6265771B1 (en) * | 1999-01-27 | 2001-07-24 | International Business Machines Corporation | Dual chip with heat sink |
US6287895B1 (en) * | 1999-01-29 | 2001-09-11 | Nec Corporation | Semiconductor package having enhanced ball grid array protective dummy members |
US6232668B1 (en) * | 1999-02-02 | 2001-05-15 | Rohm Co. Ltd. | Semiconductor device of chip-on-chip structure and semiconductor chip for use therein |
US6724084B1 (en) * | 1999-02-08 | 2004-04-20 | Rohm Co., Ltd. | Semiconductor chip and production thereof, and semiconductor device having semiconductor chip bonded to solid device |
US6183267B1 (en) * | 1999-03-11 | 2001-02-06 | Murray Hill Devices | Ultra-miniature electrical contacts and method of manufacture |
US6429509B1 (en) * | 1999-05-03 | 2002-08-06 | United Microelectronics Corporation | Integrated circuit with improved interconnect structure and process for making same |
US6392292B1 (en) * | 1999-07-08 | 2002-05-21 | Nec Corporation | Multi-level stacked semiconductor bear chips with the same electrode pad patterns |
US6212767B1 (en) * | 1999-08-31 | 2001-04-10 | Micron Technology, Inc. | Assembling a stacked die package |
US6621172B2 (en) * | 1999-09-03 | 2003-09-16 | Seiko Epson Corporation | Semiconductor device and method of fabricating the same, circuit board, and electronic equipment |
US6340822B1 (en) * | 1999-10-05 | 2002-01-22 | Agere Systems Guardian Corp. | Article comprising vertically nano-interconnected circuit devices and method for making the same |
US6602733B2 (en) * | 2000-02-18 | 2003-08-05 | Sony Corporation | Method for fabricating electronic circuit device, semiconductor device and electronic circuit device including bump bonding |
US6518664B2 (en) * | 2000-03-14 | 2003-02-11 | Hitachi, Ltd. | Semiconductor integrated circuit device and manufacturing method of that |
US6545365B2 (en) * | 2000-04-26 | 2003-04-08 | Mitsubishi Denki Kabushiki Kaisha | Resin-sealed chip stack type semiconductor device |
US6448659B1 (en) * | 2000-04-26 | 2002-09-10 | Advanced Micro Devices, Inc. | Stacked die design with supporting O-ring |
US6531784B1 (en) * | 2000-06-02 | 2003-03-11 | Amkor Technology, Inc. | Semiconductor package with spacer strips |
US6593662B1 (en) * | 2000-06-16 | 2003-07-15 | Siliconware Precision Industries Co., Ltd. | Stacked-die package structure |
US6607937B1 (en) * | 2000-08-23 | 2003-08-19 | Micron Technology, Inc. | Stacked microelectronic dies and methods for stacking microelectronic dies |
US6624005B1 (en) * | 2000-09-06 | 2003-09-23 | Amkor Technology, Inc. | Semiconductor memory cards and method of making same |
US6564449B1 (en) * | 2000-11-07 | 2003-05-20 | Advanced Semiconductor Engineering, Inc. | Method of making wire connection in semiconductor device |
US6441496B1 (en) * | 2000-11-22 | 2002-08-27 | Wen Chuan Chen | Structure of stacked integrated circuits |
US6340846B1 (en) * | 2000-12-06 | 2002-01-22 | Amkor Technology, Inc. | Making semiconductor packages with stacked dies and reinforced wire bonds |
US20020074637A1 (en) * | 2000-12-19 | 2002-06-20 | Intel Corporation | Stacked flip chip assemblies |
US6388313B1 (en) * | 2001-01-30 | 2002-05-14 | Siliconware Precision Industries Co., Ltd. | Multi-chip module |
US6603072B1 (en) * | 2001-04-06 | 2003-08-05 | Amkor Technology, Inc. | Making leadframe semiconductor packages with stacked dies and interconnecting interposer |
US6437449B1 (en) * | 2001-04-06 | 2002-08-20 | Amkor Technology, Inc. | Making semiconductor devices having stacked dies with biased back surfaces |
US6400007B1 (en) * | 2001-04-16 | 2002-06-04 | Kingpak Technology Inc. | Stacked structure of semiconductor means and method for manufacturing the same |
US20030015781A1 (en) * | 2001-07-19 | 2003-01-23 | Farrar Paul A. | Method of using foamed insulators in three dimensional multichip structures |
US20030038353A1 (en) * | 2001-08-23 | 2003-02-27 | Derderian James M. | Assemblies including stacked semiconductor devices separated by discrete conductive elements therebetween, packages including the assemblies, and methods |
Cited By (57)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7199469B2 (en) * | 2000-10-16 | 2007-04-03 | Renesas Technology Corp. | Semiconductor device having stacked semiconductor chips sealed with a resin seal member |
US20020125556A1 (en) * | 2001-03-09 | 2002-09-12 | Oh Kwang Seok | Stacking structure of semiconductor chips and semiconductor package using it |
US8143727B2 (en) | 2001-03-09 | 2012-03-27 | Amkor Technology, Inc. | Adhesive on wire stacked semiconductor package |
US20060071315A1 (en) * | 2001-03-09 | 2006-04-06 | Oh Kwang S | Method of forming a stacked semiconductor package |
US7863723B2 (en) | 2001-03-09 | 2011-01-04 | Amkor Technology, Inc. | Adhesive on wire stacked semiconductor package |
US7485490B2 (en) | 2001-03-09 | 2009-02-03 | Amkor Technology, Inc. | Method of forming a stacked semiconductor package |
US20110089564A1 (en) * | 2001-03-09 | 2011-04-21 | Amkor Technology, Inc. | Adhesive on wire stacked semiconductor package |
US7518223B2 (en) * | 2001-08-24 | 2009-04-14 | Micron Technology, Inc. | Semiconductor devices and semiconductor device assemblies including a nonconfluent spacer layer |
US20030038357A1 (en) * | 2001-08-24 | 2003-02-27 | Derderian James M. | Spacer for semiconductor devices, semiconductor devices and assemblies including the spacer, and methods |
US20030038355A1 (en) * | 2001-08-24 | 2003-02-27 | Derderian James M. | Semiconductor devices and semiconductor device assemblies including a nonconfluent spacer layer |
US20070184644A1 (en) * | 2003-06-30 | 2007-08-09 | Intel Corporation | Ball grid array copper balancing |
US7655503B2 (en) | 2004-08-02 | 2010-02-02 | Siliconware Precision Industries Co., Ltd. | Method for fabricating semiconductor package with stacked chips |
US20070108571A1 (en) * | 2004-08-02 | 2007-05-17 | Siliconware Precision Industries Co., Ltd. | Method for fabricating semiconductor package with stacked chips |
US7193309B2 (en) * | 2004-08-02 | 2007-03-20 | Siliconware Precision Industries, Co., Ltd. | Semiconductor package with stacked chips and method for fabricating the same |
US20060022315A1 (en) * | 2004-08-02 | 2006-02-02 | Siliconware Precision Industries Co., Ltd. | Semiconductor package with stacked chips and method for fabricating the same |
US8269328B2 (en) * | 2005-02-22 | 2012-09-18 | Micron Technology, Inc. | Stacked die package for peripheral and center device pad layout device |
US20110062583A1 (en) * | 2005-02-22 | 2011-03-17 | Micron Technology, Inc. | Stacked die package for peripheral and center device pad layout device |
US7675180B1 (en) | 2006-02-17 | 2010-03-09 | Amkor Technology, Inc. | Stacked electronic component package having film-on-wire spacer |
US8072083B1 (en) | 2006-02-17 | 2011-12-06 | Amkor Technology, Inc. | Stacked electronic component package having film-on-wire spacer |
US8927332B2 (en) | 2006-02-20 | 2015-01-06 | Micron Technology, Inc. | Methods of manufacturing semiconductor device assemblies including face-to-face semiconductor dice |
US9269695B2 (en) | 2006-02-20 | 2016-02-23 | Micron Technology, Inc. | Semiconductor device assemblies including face-to-face semiconductor dice and related methods |
US8384200B2 (en) | 2006-02-20 | 2013-02-26 | Micron Technology, Inc. | Semiconductor device assemblies including face-to-face semiconductor dice and systems including such assemblies |
US8129849B1 (en) | 2006-05-24 | 2012-03-06 | Amkor Technology, Inc. | Method of making semiconductor package with adhering portion |
US20080128916A1 (en) * | 2006-12-04 | 2008-06-05 | Nec Electronics Corporation | Semiconductor device including microstrip line and coplanar line |
US8134227B2 (en) * | 2007-03-30 | 2012-03-13 | Stats Chippac Ltd. | Stacked integrated circuit package system with conductive spacer |
US20080237825A1 (en) * | 2007-03-30 | 2008-10-02 | Lionel Chien Hui Tay | Stacked integrated circuit package system with conductive spacer |
US8629543B2 (en) | 2007-06-11 | 2014-01-14 | Invensas Corporation | Electrically interconnected stacked die assemblies |
US20080303131A1 (en) * | 2007-06-11 | 2008-12-11 | Vertical Circuits, Inc. | Electrically interconnected stacked die assemblies |
US8723332B2 (en) | 2007-06-11 | 2014-05-13 | Invensas Corporation | Electrically interconnected stacked die assemblies |
US20110037159A1 (en) * | 2007-06-11 | 2011-02-17 | Vertical Circuits, Inc. | Electrically Interconnected Stacked Die Assemblies |
US8704379B2 (en) | 2007-09-10 | 2014-04-22 | Invensas Corporation | Semiconductor die mount by conformal die coating |
US9252116B2 (en) | 2007-09-10 | 2016-02-02 | Invensas Corporation | Semiconductor die mount by conformal die coating |
US9824999B2 (en) | 2007-09-10 | 2017-11-21 | Invensas Corporation | Semiconductor die mount by conformal die coating |
US20090065916A1 (en) * | 2007-09-10 | 2009-03-12 | Vertical Circuits, Inc. | Semiconductor die mount by conformal die coating |
US8736042B2 (en) | 2007-09-27 | 2014-05-27 | National Semiconductor Corporation | Delamination resistant device package having raised bond surface and mold locking aperture |
US8097934B1 (en) * | 2007-09-27 | 2012-01-17 | National Semiconductor Corporation | Delamination resistant device package having low moisture sensitivity |
US9305862B2 (en) | 2008-03-12 | 2016-04-05 | Invensas Corporation | Support mounted electrically interconnected die assembly |
US9508689B2 (en) | 2008-05-20 | 2016-11-29 | Invensas Corporation | Electrical connector between die pad and z-interconnect for stacked die assemblies |
US9153517B2 (en) | 2008-05-20 | 2015-10-06 | Invensas Corporation | Electrical connector between die pad and z-interconnect for stacked die assemblies |
US8884403B2 (en) | 2008-06-19 | 2014-11-11 | Iinvensas Corporation | Semiconductor die array structure |
US20110101505A1 (en) * | 2008-06-19 | 2011-05-05 | Vertical Circuits, Inc. | Semiconductor Die Separation Method |
US20100327461A1 (en) * | 2009-06-26 | 2010-12-30 | Vertical Circuits, Inc. | Electrical interconnect for die stacked in zig-zag configuration |
US8680687B2 (en) | 2009-06-26 | 2014-03-25 | Invensas Corporation | Electrical interconnect for die stacked in zig-zag configuration |
US9147583B2 (en) | 2009-10-27 | 2015-09-29 | Invensas Corporation | Selective die electrical insulation by additive process |
US9490230B2 (en) | 2009-10-27 | 2016-11-08 | Invensas Corporation | Selective die electrical insulation by additive process |
US8912661B2 (en) | 2009-11-04 | 2014-12-16 | Invensas Corporation | Stacked die assembly having reduced stress electrical interconnects |
US9666513B2 (en) | 2015-07-17 | 2017-05-30 | Invensas Corporation | Wafer-level flipped die stacks with leadframes or metal foil interconnects |
US9490195B1 (en) | 2015-07-17 | 2016-11-08 | Invensas Corporation | Wafer-level flipped die stacks with leadframes or metal foil interconnects |
US9825002B2 (en) | 2015-07-17 | 2017-11-21 | Invensas Corporation | Flipped die stack |
US9871019B2 (en) | 2015-07-17 | 2018-01-16 | Invensas Corporation | Flipped die stack assemblies with leadframe interconnects |
US9508691B1 (en) | 2015-12-16 | 2016-11-29 | Invensas Corporation | Flipped die stacks with multiple rows of leadframe interconnects |
US9859257B2 (en) | 2015-12-16 | 2018-01-02 | Invensas Corporation | Flipped die stacks with multiple rows of leadframe interconnects |
US10566310B2 (en) | 2016-04-11 | 2020-02-18 | Invensas Corporation | Microelectronic packages having stacked die and wire bond interconnects |
US9595511B1 (en) | 2016-05-12 | 2017-03-14 | Invensas Corporation | Microelectronic packages and assemblies with improved flyby signaling operation |
US9728524B1 (en) | 2016-06-30 | 2017-08-08 | Invensas Corporation | Enhanced density assembly having microelectronic packages mounted at substantial angle to board |
DE102019113082A1 (en) * | 2019-05-17 | 2020-11-19 | Infineon Technologies Ag | SEMICONDUCTOR HOUSING AND METHOD OF FORMING A SEMICONDUCTOR HOUSING |
US11715719B2 (en) | 2019-05-17 | 2023-08-01 | Infineon Technologies Ag | Semiconductor package and method of forming a semiconductor package |
Also Published As
Publication number | Publication date |
---|---|
US20040200885A1 (en) | 2004-10-14 |
US8101459B2 (en) | 2012-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8101459B2 (en) | Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween | |
US11101245B2 (en) | Multi-chip modules including stacked semiconductor dice | |
US7335533B2 (en) | Methods for assembling semiconductor devices in superimposed relation with adhesive material defining the distance adjacent semiconductor devices are spaced apart from one another | |
US7518223B2 (en) | Semiconductor devices and semiconductor device assemblies including a nonconfluent spacer layer | |
US6583502B2 (en) | Apparatus for package reduction in stacked chip and board assemblies | |
US6867500B2 (en) | Multi-chip module and methods | |
US6897552B2 (en) | Semiconductor device wherein chips are stacked to have a fine pitch structure | |
US20030038353A1 (en) | Assemblies including stacked semiconductor devices separated by discrete conductive elements therebetween, packages including the assemblies, and methods | |
US6759737B2 (en) | Semiconductor package including stacked chips with aligned input/output pads | |
KR100401020B1 (en) | Stacking structure of semiconductor chip and semiconductor package using it | |
US7723839B2 (en) | Semiconductor device, stacked semiconductor device, and manufacturing method for semiconductor device | |
JP2005519471A (en) | Multilayer die semiconductor device | |
US7276790B2 (en) | Methods of forming a multi-chip module having discrete spacers | |
KR20070069753A (en) | Semiconductor chip stack package and packaging method thereof | |
KR20010053953A (en) | Multi chip package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DERDERIAN, JAMES M.;REEL/FRAME:012121/0051 Effective date: 20010816 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |