US20020185054A1 - High surface quality gan wafer and method of fabricating same - Google Patents

High surface quality gan wafer and method of fabricating same Download PDF

Info

Publication number
US20020185054A1
US20020185054A1 US09/877,437 US87743701A US2002185054A1 US 20020185054 A1 US20020185054 A1 US 20020185054A1 US 87743701 A US87743701 A US 87743701A US 2002185054 A1 US2002185054 A1 US 2002185054A1
Authority
US
United States
Prior art keywords
wafer
slurry
cmp slurry
range
cmp
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/877,437
Other versions
US6488767B1 (en
Inventor
Xueping Xu
Robert Vaudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wolfspeed Inc
Original Assignee
Advanced Technology Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Technology Materials Inc filed Critical Advanced Technology Materials Inc
Assigned to ADVANCED TECHNOLOGY MATERIALS, INC. reassignment ADVANCED TECHNOLOGY MATERIALS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VAUDO, ROBERT P., XU, XUEPING
Priority to US09/877,437 priority Critical patent/US6488767B1/en
Priority to CNB028114140A priority patent/CN100465356C/en
Priority to KR1020097022942A priority patent/KR100978305B1/en
Priority to CN200710186509XA priority patent/CN101220244B/en
Priority to EP10010517.0A priority patent/EP2267189B1/en
Priority to JP2003503865A priority patent/JP4350505B2/en
Priority to PCT/US2002/017449 priority patent/WO2002101121A1/en
Priority to EP02739625A priority patent/EP1404902B1/en
Priority to KR1020037016017A priority patent/KR100959084B1/en
Priority to MYPI20022076A priority patent/MY127915A/en
Priority to TW091112348A priority patent/TWI226391B/en
Priority to US10/272,761 priority patent/US6951695B2/en
Publication of US6488767B1 publication Critical patent/US6488767B1/en
Application granted granted Critical
Publication of US20020185054A1 publication Critical patent/US20020185054A1/en
Assigned to CREE, INC. reassignment CREE, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ADVANCED TECHNOLOGY MATERIALS, INC.
Assigned to CREE, INC. reassignment CREE, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ADVANCED TECHNOLOGY MATERIALS, INC.
Priority to US11/213,535 priority patent/US20060029832A1/en
Priority to JP2008254168A priority patent/JP5575384B2/en
Priority to JP2009099024A priority patent/JP4909374B2/en
Priority to JP2012142857A priority patent/JP5624086B2/en
Priority to JP2013230182A priority patent/JP6054282B2/en
Priority to JP2013230181A priority patent/JP5670538B2/en
Priority to JP2015068491A priority patent/JP6100824B2/en
Anticipated expiration legal-status Critical
Assigned to WOLFSPEED, INC. reassignment WOLFSPEED, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: CREE, INC.
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09GPOLISHING COMPOSITIONS; SKI WAXES
    • C09G1/00Polishing compositions
    • C09G1/02Polishing compositions containing abrasives or grinding agents
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09KMATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FOR ELSEWHERE
    • C09K3/00Materials not provided for elsewhere
    • C09K3/14Anti-slip materials; Abrasives
    • C09K3/1409Abrasive particles per se
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09KMATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FOR ELSEWHERE
    • C09K3/00Materials not provided for elsewhere
    • C09K3/14Anti-slip materials; Abrasives
    • C09K3/1454Abrasive powders, suspensions and pastes for polishing
    • C09K3/1463Aqueous liquid suspensions
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/40AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/403AIII-nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002Preparing wafers
    • H01L21/02005Preparing bulk and homogeneous wafers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002Preparing wafers
    • H01L21/02005Preparing bulk and homogeneous wafers
    • H01L21/02008Multistep processes
    • H01L21/0201Specific process step
    • H01L21/02019Chemical etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002Preparing wafers
    • H01L21/02005Preparing bulk and homogeneous wafers
    • H01L21/02008Multistep processes
    • H01L21/0201Specific process step
    • H01L21/02024Mirror polishing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604Chemical etching
    • H01L21/30612Etching of AIIIBV compounds
    • H01L21/30617Anisotropic liquid etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0075Processes for devices with an active region comprising only III-V compounds comprising nitride compounds
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/21Circular sheet or circular blank

Definitions

  • the invention disclosed herein includes aspects that were first reduced to practice in the performance of United States Contract No. DASG60-00-C-0036 issued by the U.S. Army Space and Missle Defense Command and United States Contract No. N00014-00-3-0013 issued by The Office of Naval Research. The government has certain rights in the invention.
  • GaN and related GaN-like Ill-V nitride crystal films are useful materials in various applications, such as high temperature electronics, power electronics, and optoelectronics (e.g., light emitting diodes (LEDs) and blue light laser diodes (LDs)).
  • LEDs light emitting diodes
  • LDs blue light laser diodes
  • Blue light emitting diodes (LED's) and lasers are an enabling technology, allowing much higher storage density in magneto-optic memories and CDROM's and the construction of fill color light emitting displays. Blue light emitting diodes may replace today's incandescent light bulbs in road and railway signals etc., where they promise very substantial cost and energy savings.
  • Al x Ga y In z N films are grown on non-native substrates such as sapphire or silicon carbide due to unavailability of high quality Al x Ga y In z N substrates.
  • differences in thermal expansion and lattice constants between such foreign substrates and the Al x Ga y In z N crystals epitaxially grown thereon cause significant thermal stress and internal stress in the grown Al x Ga y In 2 N crystals.
  • the thermal stress and internal stress cause micro-cracks, distortions, and other defects in the Al x Ga y In z N crystals, and make such Al x Ga y In z N crystals easy to break.
  • Growing on lattice non-matched foreign substrates causes high density of lattice defects, leading to poor device performance.
  • U.S. Pat. No. 5,679,152 entitled “Method for Making a Single Crystal Ga*N Article” and U.S. Pat. No. 5,679,153 entitled “Bulk Single Crystal Gallium Nitride and Method of Making Same” disclose a hydride vapor phase epitaxy (HVPE) process for fabricating freestanding Al x Ga y In z N crystals, which may advantageously be used as crystal-growing substrates for homoepitaxial growth of Al x Ga y In z N crystals thereon.
  • HVPE hydride vapor phase epitaxy
  • the Al x Ga y In z N crystals typically have very poor surface quality, with substantial surface and subsurface damage and polishing scratches. Additional wafer finish processing therefore is necessary to further enhance the surface quality of the freestanding Al x Ga y In z N crystal, so that it is suitable for high-quality epitaxial growth and device fabrication thereon.
  • Crystalline Al x Ga y In z N generally exists in a chemically stable wurtzite structure.
  • the most common crystallographic orientation of Al x Ga y In z N compounds has two polar surfaces perpendicular to its c-axis: one side is N-terminated, and the other one is Ga-terminated (Ga hereinafter in the context of the Ga-side of the crystal structure being understood as generally illustrative and representative of alternative Group III (Al x Ga y In z ) crystalline compositions, e.g., of a corresponding Ga x In y -side in Ga x In y N crystals, of a corresponding Al x Ga y In z -side in Al x Ga y In z N crystals, and of a corresponding Al x Ga y -side in Al x Ga y N crystals).
  • Crystal polarity strongly influences the growth morphology and chemical stability of the crystal surface. It has been determined that the N-side of the Al x Ga y In z N crystal is chemically reactive with KOH or NaOH-based solutions, whereas the Ga-side of such crystal is very stable and not reactive with most conventional chemical etchants. The N-side can therefore be easily polished, using an aqueous solution of KOH or NaOH, to remove surface damage and scratches left by the mechanical polishing process and to obtain a highly smooth surface.
  • the Ga-side (Al x Ga y In z side) of the Al x Ga y In z N crystal remains substantially the same after contacting the KOH or NaOH solution, with its surface damage and scratches unaltered by such solution. See Weyher et al., “Chemical Polishing of Bulk and Epitaxial GaN”, J. CRYSTAL GROWTH, VOl. 182, pp. 17-22, 1997; also see Porowski et al. International Patent Application Publication No. WO 98/45511 entitled “Mechano-Chemical Polishing of Crystals and Epitaxial Layers of GaN and Ga 1-x-y Al x In y N”.
  • the Ga-side of the Al x Ga y In z N crystal is a better film-growing surface than the N-side. See Miskys et al., “MOCVD-Epitaxy on Free-Standing HVPE-GaN Substrates”, PHYS. STAT. SOL. (A), vol. 176, pp. 443-46, 1999. It therefore is important to provide a wafer finish process that is particularly effective for preparing the Ga-side of the Al x Ga y In z N crystal to make it suitable for subsequent crystal growth thereupon.
  • Reactive ion etching recently has been used to remove a layer of surface material from the Ga-side of an Al x Ga y In z N wafer to obtain smoother wafer surface. See Karouta et al., “Final Polishing of Ga-Polar GaN Substrates Using Reactive Ion Etching”, J. ELECTRONIC MATERIALS, vol. 28, pp. 1448-51, 1999.
  • RIE reactive ion etching
  • Al x Ga y In z N wafer with high surface quality on its Ga-side, with substantially no or little surface and subsurface damage or contamination. It is also desirable that such Al x Ga y In z N wafer is prepared by a surface polishing process that is both economic and effective, and requires no cumbersome cleaning process during or after polishing.
  • One aspect of the present invention relates to a high quality Al x Ga y In z N wafer of such type, wherein the wafer has a surface roughness characterized by a root means square (RMS) roughness of less than 1 nm in a 10 ⁇ 10 ⁇ m 2 area at its Ga-side.
  • RMS root means square
  • the RMS surface roughness of such wafer at its Ga-side is within the following ranges: (1) less than 0.7 nm in a 10 ⁇ 10 ⁇ m 2 area; (2) less than 0.5 nm in a 10 ⁇ 10 ⁇ m 2 area; (3) less than 0.4 nm in a 2 ⁇ 2 ⁇ m 2 area; (4) less than 0.2 nm in a 2 ⁇ 2 ⁇ m 2 area; and (5) less than 0.15 nm in a 2 ⁇ 2 ⁇ m 2 area.
  • Al x Ga y In z N wafers according to the present invention preferably are characterized by a regular step structure at the Ga-side thereof when observed by atomic force microscope.
  • Al x Ga y In z N wafers according to the present invention preferably are characterized by that the crystal defects of the Al x Ga y In z N wafer at its Ga-side constitute small pits with diameters of less than 1 ⁇ m. Small pits of such size are readily visible by both atomic force microscope (AFM) and scanning electron microscope (SEM) techniques, while at the same time these pits do not constitute significant damage of the Al x Ga y In z N wafer surface and therefore do not impair quality of Al x Ga y In z N crystals subsequently grown thereon.
  • AFM atomic force microscope
  • SEM scanning electron microscope
  • Such high quality Al x Ga y In z N crystal wafers are readily manufactured by chemically mechanically polishing (CMP) Al x Ga y In z N wafer blanks at the Ga-side thereof, using silica or alumina-containing CMP slurry compositions.
  • CMP chemically mechanically polishing
  • the corresponding CMP process enables the crystal defects of the Al x Ga y In z N wafer (evidenced by small pits of less than 1 ⁇ m in diameter) to be readily visualized.
  • Such epitaxial Al x Ga y In z N crystal structure preferably comprises a wurtzite crystalline thin film, but may be in any other suitable form or structure suitable for specific semiconductor, electronic, or optoelectronic applications.
  • the composition of the epitaxial film may be or may not be the same as the composition of the wafer substrate.
  • the epitaxial Al x Ga y In z N crystal structure may comprise several epitaxial Al x Ga y In z N films with different composition or doping sequentially grown on the above-described Al x Ga y In z N wafer of the invention.
  • the epitaxial film may have graded composition, i.e., the composition of the epitaxial film varies with the distance from the interface between the substrate and epitaxial film.
  • the term “thin film” means a material layer having a thickness of less than about 100 ⁇ m.
  • Yet another aspect of the present invention relates to an optoelectronic device that comprises at least one such epitaxial Al x Ga y In z N crystal structure grown on the above-described Al x Ga y In z N wafer of the invention.
  • a further aspect of the present invention relates to a microelectronic device that comprises at least one such epitaxial Al x Ga y In z N crystal structure grown on the above-described Al x Ga y In z N wafer of the invention.
  • a further aspect of the present invention relates to an Al x Ga y In z N boule that comprises epitaxial Al x Ga y In z N crystal structure grown on the above-described Al x Ga y In z N wafer of the invention.
  • a boule is defined as that it can be sliced into at least two wafers.
  • An Al x Ga y In z N boule can be grown with any suitable method such as hydride vapor phase epitaxy (HVPE), the metallorganic chloride (MOC) method, metallorganic chemical vapor deposition (MOCVD), sublimation, liquid phase growth, etc.
  • HVPE hydride vapor phase epitaxy
  • MOC metallorganic chloride
  • MOCVD metalorganic chemical vapor deposition
  • the invention in a further aspect contemplates a method of chemically mechanically polishing (CMP) an Al x Ga y In z N wafer at its Ga-side, using a CMP slurry comprising:
  • At least one oxidation agent optionally, at least one oxidation agent
  • pH value of the CMP slurry is in a range of from about 0.5 to about 4.
  • the abrasive amorphous silica particles in the CMP slurry may for example comprise fumed silica or colloidal silica.
  • the amorphous silica particles in the CMP slurry preferably have an average particle size in the range from about 10 nm to about 100 nm.
  • the CMP slurry of the invention in a preferred compositional aspect comprises at least one oxidation agent, e.g., hydrogen peroxide, dichloroisocyanuric acid, or the like.
  • the pH value of such CMP slurry preferably is in a range of from about 0.6 to about 3, and more preferably is in a range of from about 0.8 to about 2.5.
  • a further aspect of the present invention relates to a method of chemically mechanically polishing (CMP) an Al x Ga y In z N wafer at its Ga-side, using a CMP slurry comprising:
  • abrasive colloidal alumina particles having particle size of less than 200 nm
  • At least one oxidation agent optionally, at least one oxidation agent
  • pH value of the CMP slurry is in a range of from about 3 to about 5.
  • the abrasive colloidal alumina particles in the CMP slurry preferably have particle sizes in a range from about 10 nm to about 1100 nm.
  • the CMP slurry of the invention in a preferred compositional aspect comprises at least one oxidation agent, e.g., hydrogen peroxide, dichloroisocyanuric acid, or the like.
  • at least one oxidation agent e.g., hydrogen peroxide, dichloroisocyanuric acid, or the like.
  • the pH value of such CMP slurry preferably is in a range of from about 3 to about 4.
  • a further aspect of the present invention relates to chemical mechanical polishing (CMP) of the Al x Ga y In z N wafer at its Ga-side, using a CMP slurry that comprises:
  • amorphous silica particles having particle sizes of less than 200 nm
  • At least one oxidation agent optionally, at least one oxidation agent
  • pH value of the CMP slurry is in a range from about 8 to about 13.5.
  • the amorphous silica particles in such CMP slurry preferably comprise fumed silica particles having particle sizes in the range from about 10 nm to about 100 nm, or colloidal silica particles having particle sizes in the range from about 10 nm to about 100 nm.
  • Bases useful for the practice of the present invention include, but are not limited to, ammonia, alkanolamines, and hydroxides, e.g., KOH or NaOH. Ammonia and alkanolamines are particularly preferred, since they also function to stabilize the CMP slurry.
  • Such CMP slurry comprises at least one oxidation agent, e.g., hydrogen peroxide, dichloroisocyanuric acid or the like.
  • oxidation agent e.g., hydrogen peroxide, dichloroisocyanuric acid or the like.
  • the pH value of such CMP slurry preferably is in a range of from about 9 to about 13, and more preferably the pH is in a range of from about 10 to about 11.
  • a further aspect of the present invention relates to a method of highlighting crystal defects of an Al x Ga y In z N wafer at it Ga-side to facilitate determination of crystal defect density of such wafer, comprising the steps of:
  • the CMP process is preferably conducted using an acidic silica slurry as described hereinabove.
  • Yet another aspect of the present invention relates to a method of fabricating high quality Al x Ga y In z N wafers, comprising the steps of:
  • the resultant Al x Ga y In z N wafer has a root mean square (RMS) surface roughness of less than 1 nm in a 10 ⁇ 10 ⁇ m 2 area at its Ga-side.
  • RMS root mean square
  • the Al x Ga y In z N wafer blank may be produced by any suitable method, as for example: (1) growing an Al x Ga y In z N boule and then slicing it into wafer blanks; or (2) growing a thick Al x Ga y In z N film on a foreign substrate and then separating such thick film from the substrate.
  • the wafer blank may be oriented so that the c-axis is perpendicular to the wafer surface or it may be intentionally slightly misoriented (c-axis not perpendicular to the wafer surface) to facilitate subsequent epitaxy growth, device processing or device design.
  • the Al x Ga y In z N wafer blank may be subjected to processing for reducing the internal stress caused, for example, by the disparity of thermal coefficients and lattice constants between such Al x Ga y In z N wafer and the foreign substrate on which it is grown. Reduction of internal stress may be conducted either by thermally annealing the Al x Ga y In z N wafer or chemically etching the wafer.
  • Thermal annealing preferably is carried out at an elevated temperature, e.g., from about 700° C. to about 1000° C., in nitrogen or ammonia environment for a time of from about 1 minute to about 1 hour.
  • Chemical etching of the Al x Ga y In z N wafer functions to remove a layer of surface material from said wafer, thereby relaxing the internal stress of said wafer. It is preferred that the chemical etching process effect a removal of surface material of less than 100 ⁇ m in thickness of said wafer, and more preferably less than 10 ⁇ m thickness.
  • the Al x Ga y In z N wafer can be chemically etched either by a very strong acid at elevated temperatures, e.g., sulfuric acid, phosphoric acid, or combinations thereof, or by a very strong base at elevated temperatures, e.g., molten KOH or NaOH.
  • a very strong acid at elevated temperatures e.g., sulfuric acid, phosphoric acid, or combinations thereof
  • a very strong base e.g., molten KOH or NaOH.
  • Lapping slurry compositions advantageously used in the practice of the present invention may comprise any suitable abrasives, including, but not limited to, diamond powders, silicon carbide powders, boron carbide powders, and alumina powders.
  • the lapping slurry comprises diamond powder having average particle size in the range from about 6 ⁇ m to about 10 ⁇ m. More preferably, two or more lapping slurries lap the Al x Ga y In z N wafer blank, with each subsequent lapping slurry comprising abrasives of a progressively smaller average size.
  • the Al x Ga y In z N wafer blank may be lapped by a first slurry comprising abrasives of an average size from about 8 ⁇ m to about 10 ⁇ m, and then by a second slurry comprising abrasives of an average size from about 5 ⁇ m to about 7 ⁇ m.
  • the mechanical polishing slurry useful in the present invention may comprise any suitable abrasives, including but not limited to diamond powders, silicon carbide powders, boron carbide powders, and alumina powders. Diamond powders with average particle size in the range from about 0.1 ⁇ m to about 3 ⁇ m are particularly preferred.
  • the mechanical polishing step may also employ two or more mechanical polishing slurries, with each subsequent mechanical polishing slurry comprising abrasives of a progressively smaller particle size.
  • a first mechanical polishing slurry comprising abrasives of an average size from about 2.5 ⁇ m to about 3.5 ⁇ m can be used, followed by a second mechanical polishing slurry comprising abrasives of an average size from about 0.75 ⁇ m to about 1.25 ⁇ m, followed by a third mechanical polishing slurry comprising abrasives of an average size from about 0.35 ⁇ m to about 0.65 ⁇ m, followed by a fourth mechanical polishing slurry comprising abrasives of an average size from about 0.2 ⁇ m to about 0.3 ⁇ m, and finally by a fifth mechanical polishing slurry comprising abrasives of an average size from about 0.1 ⁇ m to about 0.2 ⁇ m.
  • the CMP slurry comprises at least one chemical reactant, which can be either an acid or a base.
  • it is an acid, it is preferable to adjust the pH value of the CMP slurry to a value in a range of about 0.5 to about 4; if it is instead a base, it is preferable to adjust the pH value of such slurry to a value in a range of from about 8 to about 13.5.
  • the Al x Ga y In z N wafer may be subjected to additional processing for further reducing the stress of the wafer and improving the surface quality.
  • a mild etching is preferred for this purpose.
  • the mild etching may remove some residual surface damage on the Ga-side surface from final CMP polishing while not etch the undamaged surface of Ga-side, thus improve the surface quality.
  • the mild etching can also remove the damage on the N-side surface, thus reduce the stress on the wafer caused by surface damage. This mild etching can also produce a mat finish on the N-side surface.
  • the wafer can be slightly etched in an aqueous solution of base (for example, KOH or NaOH) or an aqueous solution of acid (for example, HF, H 2 SO 4 , or H 3 PO 4 ) at a temperature below the boiling point of the aqueous solution, typically about 100° C.
  • base for example, KOH or NaOH
  • acid for example, HF, H 2 SO 4 , or H 3 PO 4
  • FIG. 2 is an atomic force microscopy (AFM) image of the GaN surface shown in FIG. 1.
  • FIG. 5 is an AFM image of the GaN surface shown in FIG. 4.
  • SEM scanning electron microscopy
  • FIG. 8 is a Normaski optical micrograph ( ⁇ 100) of a GaN surface after being mechanically polished with 1 pm diamond slurry until mirror finish was achieved.
  • FIG. 9 is an AFM image of the GaN surface shown in FIG. 8.
  • Fabrication of high quality Al x Ga y In z N wafers in accordance with the present invention is readily achieved by processing steps as hereinafter more fully described, including fabrication of freestanding Al x Ga y In z N wafer blanks, lapping, mechanical polishing, chemical mechanical polishing, and reduction of internal stress.
  • Freestanding Al x Ga y In z N wafer blanks are obtained by any of various suitable methods.
  • One method involves first growing an Al x Ga y In z N boule and then slicing it into wafer blanks.
  • Another method for producing Al x Ga y In z N wafer blanks utilizes the steps of: (1) growing a thick Al x Ga y In z N film on a foreign substrate, using a suitable method such as hydride vapor phase epitaxy (HVPE), the metallorganic chloride (MOC) method, metallorganic chemical vapor deposition (MOCVD), sublimation, etc.; and then (2) removing the foreign substrate from the thick Al x Ga y In z N film, by polishing or etching the foreign substrate, by a laser-induced liftoff process, or other suitable technique.
  • HVPE hydride vapor phase epitaxy
  • MOC metallorganic chloride
  • MOCVD metallorganic chemical vapor deposition
  • GaN films of about 400 ⁇ m thickness can be grown on sapphire substrates using HVPE process techniques.
  • the Al x Ga y In z N wafer blank can be sized into a round shape by, for example, particle beams, to facilitate subsequent mounting or processing of the wafer blank.
  • the wafer blank can be mounted on a template with recesses for holding the wafer blank.
  • the wafer blank can be mounted on a flat template, by, for example (1) heating such template on a hotplate, (2) applying wax onto such template, and (3) pressing the wafer blank against the waxed template. After the template cools down, the wax solidifies and functions to hold the wafer blank on the template.
  • the Al x Ga y In z N wafer blank is obtained from a Al x Ga y In z N boule and is relatively thick and uniform, a recessed template can be used for mounting such wafer blank, which is advantageous over waxed templates in respect of shorter process time, easier demounting, and less contamination.
  • the fixture used for mounting the Al x Ga y In z N wafer blank can be of any suitable type appropriate to, and compatible with, the respective lapping or polishing apparatus.
  • a special lapping fixture comprising three adjustable diamond stops defining a plane, can be utilized.
  • the plane defined by the stops is parallel to the fixture surface, at a predetermined distance away from the surface.
  • Such predetermined distance defines a minimum thickness of the lapped Al x Ga y In z N wafer, because the three diamond stops function as stop points preventing further removal of surface material from the Al x Ga y In z N wafer.
  • the wafer blank can be lapped by pressing it against a lapping plate, with abrasive particles embedded on surface of such lap plate, to produce a flat surface on the wafer.
  • the pressure on the wafer may be adjusted to control the lapping process.
  • the lapping rates of the Al x Ga y In z N wafer blank increases with increasing particle size of the abrasive. Larger abrasive particles thus result in a higher lapping rate, but produce rougher lapped surfaces.
  • Lapping rates also depend on the hardness of abrasive material used. For example, diamond powders have higher lapping rates than silicon carbide powders, which in turn have higher lapping rates than alumina powders.
  • Lapping rates also depend on the type of lapping plates employed. For example, a copper lapping plate has a lower lapping rate than that of a cast iron plate, but the copper lapping plate yields a smoother lapped surface than that produced by the cast iron plate.
  • Lapping of the Al x Ga y In z N wafer blank can be achieved either by a single step, or by multiple steps, with each subsequent lapping step using abrasives of progressively smaller particle sizes. After each lapping step, an optical microscope can be used to examine the surface to make sure that surface damage from previous steps has been substantially removed before proceeding to next step.
  • a single lapping slurry comprising 9 ⁇ m diamond abrasives, for lapping an Al x Ga y In z N wafer on a cast iron lapping plate under a pressure of 1 psi.
  • the size of diamond abrasive particles is provided by the diamond slurry manufacturer, and is the average size of diamond particles in the slurry.
  • the first lapping slurry comprises 9 ⁇ m diamond abrasive for lapping an Al x Ga y In z N wafer on a cast iron lapping plate
  • the second slurry comprises 6 ⁇ m diamond abrasive for lapping the same wafer on a copper plate to achieve the desired surface finish.
  • the Al x Ga y In z N wafer After the Al x Ga y In z N wafer is lapped, it can be mechanically polished to achieve smooth surface morphology. During the mechanical polishing process, the Al x Ga y In z N wafer is pressed against a polishing pad with abrasive particles. Polishing process typically yields better surface finish than lapping, even for with same sized diamond slurry. Polishing can be achieved either by a single step, or by multiple steps, with each subsequent polishing step using abrasives of progressively smaller particle sizes.
  • FIG. 8 shows a Normaski optical micrograph ( ⁇ 100) of a GaN surface after being mechanically polished with 1 ⁇ m diamond slurry until mirror finish has been achieved.
  • Al x Ga y In z N wafer is not suitable for homoepitaxial growth of Al x Ga y In z N crystals, since it still has significant surface and subsurface damage.
  • the surface damage is characterized by dense polishing scratches that are visible under the atomic force microscope (AFM), as shown in FIG. 9.
  • CMP chemical mechanical polishing
  • a first CMP slurry effective for chemically mechanically polishing the Ga-side of the Al x Ga y In z N wafer comprises an acid and abrasive amorphous silica particles, such as fumed silica or colloidal silica, having particle sizes of less than 200 nm.
  • the pH value of such CMP slurry preferably is in a range from about 0.5 to about 4.
  • such CMP slurry also comprises an oxidization agent, such as hydrogen peroxide, dichloroisocyanuric acid or the like.
  • FIGS. 1 and 2 show a Normaski optical micrograph and an AFM image of a GaN wafer chemically mechanically polished using an acidic colloidal silica slurry having a pH value of 0.8 for about 1 hour.
  • the GaN wafer was first polished with 1 ⁇ m diamond slurry before CMP. Besides a few defects from the substrate, the GaN surface is very smooth, with RMS surface roughness of about 0.15 ⁇ m in a 2 ⁇ 2 ⁇ m 2 area and about 0.5 nm in a 10 ⁇ 10 ⁇ m 2 area. Further, a previously unseen step structure is observed on the GaN surface under AFM. The presence of such step structure is an indication that the CMP process has been successful in removing polishing scratches from previous mechanical polishing.
  • the CMP rate using such slurry can for example be on the order of about 2 ⁇ m/hr.
  • the wafer after CMP process is etched with a strong etchant, H 3 PO 4 at 180° C. for 5 minutes.
  • H 3 PO 4 a strong etchant
  • crystal defects as well as surface and subsurface damage on the Ga-side of GaN surface will be etched at a greater rate than good crystalline material, producing etching pits.
  • the size and number of the pits can be studied with atomic force microscope. After hot H 3 PO 4 etching, the CMP polished wafers show some etching pits, but the density of the etching pits is the same as the density of pits evident in the CMP polished surface. The size of the pits has increased, however.
  • a wafer that is not completely polished with the CMP process shows more etching pits after etching with H 3 PO 4 at 180° C. for 5 minutes, and many of the pits follow a line, indicating that the surface and subsurface damage is not completely removed if the CMP process is not complete.
  • Oxidation agents can advantageously be added to the acidic CMP slurry.
  • the polishing rate is above 2 ⁇ m/hir, with RMS surface roughness being below 0.2 in a 2 ⁇ 2 ⁇ m area and below 0.5 nm in a 10 ⁇ 10 ⁇ m 2 area.
  • the step structures on the Al x Ga y In z N wafer surface are readily observed under AFM.
  • a second CMP slurry effective for chemically mechanically polishing the Ga-side of the Al x Ga y In z N wafer comprises an acid and abrasive colloidal alumina particles having particle sizes of less than 200 nm.
  • the pH value of such CMP slurry preferably is in a range from about 3 to about 4.
  • such CMP slurry also comprises an oxidization agent, such as hydrogen peroxide, dichioroisocyanuric acid or the like.
  • the step structure is observed under AFM, demonstrating that acidic colloidal alumina slurry is effective for removing mechanical damage from the GaN surface.
  • colloidal alumina-based slurry has a much lower polishing rate (about 0.1 ⁇ m/hr) than that of the silica-based slurries. Because of slow polishing rate, many polishing scratches are still present after 1 hour of polishing with the acidic colloidal alumina CMP slurry. A much longer polishing time is needed to completely remove the surface/subsurface damage with the colloidal alumina-based slurry.
  • a third CMP slurry effective for chemically mechanically polishing the Ga-side of the Al x Ga y In z N wafer comprises a base and amorphous silica particles, either fumed silica or colloidal silica, having particle sizes of less than 200 nm.
  • the pH value of such CMP slurry is in a range of from about 8 to about 13.5.
  • FIGS. 4 and 5 show a Normaski optical micrograph and an AFM image of a GaN wafer chemically mechanically polished using a basic colloidal silica slurry having a pH value of 11.2 for about 1 hour.
  • the surface appears rougher and has significantly more scratches when polished, in comparison with the surface finish achieved with an acidic silica slurry.
  • the scratches are larger and deeper than those of the GaN surface after mechanical polishing with diamond slurry comprising 1 ⁇ m diamond powders, indicating that larger particles or particle agglomerations are present in the basic silica slurry.
  • step structures are also observed.
  • step structures indicate that surface damage from previous mechanical polishing has been removed, but the presence of larger particles in the slurry introduces new damage. It therefore is desirable to filter the basic silica slurry before polishing to remove large particles and to ensure that the abrasive particles in such slurry have particle sizes of less than 200 nm.
  • the pH of the basic silica slurry can be adjusted with ammonia or alkanolamine.
  • Ammonia- or alkanolamine-stabilized slurries provide smoother polished surfaces and therefore are preferred over hydroxide-based slurries.
  • the Al x Ga y In z N wafer can be cleaned and dried, using techniques known in the art.
  • a mild etching can also be used to remove any remaining surface and subsurface damage from the final polished wafer.
  • the condition for the mild etching is chosen to remove some residual surface damage on the Ga-side surface from final polishing while not etching or etching to a limited degree the undamaged surface of Ga-side.
  • the mild etching can also remove the damage on the N-side surface to reduce the stress on the wafer caused by damage on the N-surface. This mild etching can also produce a mat finish on the N-surface.
  • the wafer can be slightly etched in an aqueous solution of base (for example, KOH or NaOH) or an aqueous solution of acid (for example, HF, H 2 SO 4 , or H 3 PO 4 ) at a temperature of below 100° C.
  • base for example, KOH or NaOH
  • acid for example, HF, H 2 SO 4 , or H 3 PO 4
  • Al x Ga y In z N wafers may suffer from internal stresses, which cause the wafer to bow or to warp.
  • Thermal annealing or chemical etching of the AlxGayInzN wafer which can be performed before, after or between the steps of the wafer fabrication sequence, can relax such internal stresses.
  • the Al x Ga y In z N wafer is subjected to thermal annealing at temperature up to 1000° C. in nitrogen ambient.
  • the annealing temperature is in a range of from about 700° C. to about 1000° C.
  • the duration of the thermal annealing is in a range of from about 1 minute to about 1 hour.
  • the Al x Ga y In z N wafer is subjected to chemical etching, which preferentially removes damaged surface material from the Al x Ga y In z N wafer and reduces wafer bow and warp caused by surface damage.
  • Chemical etching of Al x Ga y In z N wafer can be accomplished by immersing the wafer in very strong acids or bases at an elevated temperature. Sulfuric acid or phosphoric acid at a temperature above 150° C. can etch the Al x Ga y In z N wafer. Alternatively, molten potassium or sodium hydroxide can also etch the Al x Ga y In z N wafer.
  • the etching conditions such as etching temperature and etching time, are preferably controlled to yield removal of surface material of less than 100 ⁇ m in thickness, and preferably less than 10 ⁇ m in thickness.
  • FIG. 6 shows an AFM image of a GaN surface, with clearly visible pits.
  • SEM scanning electron microscopic
  • This defect highlight technique is superior to other techniques such as transmission electron microscope (TEM), wet-chemical etching, and photo electrochemical etching.
  • TEM transmission electron microscope
  • wet-chemical etching wet-chemical etching
  • photo electrochemical etching Such etch techniques are generally conducted under harsh etching conditions, making the etched Al x Ga y In z N wafer unsuitable for subsequent epitaxial growth of Al x Ga y In z N crystalline material thereon.
  • a GaN film several hundred microns thick was grown on a sapphire substrate by an HVPE process and then separated from the sapphire substrate.
  • the resultantly formed freestanding GaN wafer blank exhibited a textured Ga-surface with a RMS roughness of about 4 nm in a 2 ⁇ 2 ⁇ m 2 area.
  • GaN wafer blank was then polished at the Ga-side with an acidic silica slurry without undergoing a lapping process.
  • Thick GaN films with thickness in the range from 200-500 microns were grown on 2′′ sapphire substrates by an HVPE process. The GaN films then were separated from the sapphire substrate, to yield freestanding GaN wafer blanks.
  • GaN films Flats for the GaN films were marked as 30° off the sapphire substrate's flat.
  • the GaN wafer blanks then were sized into wafer shapes with diameter of 30, 35, and 40 mm using a particle beam jet.
  • GaN wafers were mounted on a lap fixture with wax with the N-side facing the lap fixture. A steel block was placed on top of each wafer while the wax cooled. The GaN wafers were first lapped on the Ga-side with diamond slurry of 9 ⁇ m in diameter on a cast iron lapping plate. Before lapping, a large thickness variation existed between the wafers and within each wafer. After lapping, uniformity of wafer thickness was greatly improved.
  • the wafers were chemically mechanically polished with acidic colloidal silica slurry.
  • a Nomarski optical microscope was used to examine the polished surfaces, to verify that the CMP process removed all mechanical polishing scratches.
  • GaN wafer blanks were mounted on a lap fixture with wax with the Ga-side facing the lap fixture. A steel block was placed on top of each wafer while the wax cooled. The GaN wafers were first lapped on the N-side with diamond slurry of 9 ⁇ m in diameter on a Lapmaster 15 lapping machine with cast iron lapping plate until a uniform mat finish was achieved.
  • the GaN wafers were removed from the lap fixture by heating on a hot plate. The wafers were cleaned and mounted on a lap fixture with wax with the N-side facing the lap fixture. A steel block was placed on top of each wafer while the wax cooled. The GaN wafers were lapped on the Ga-side with diamond slurry of 9 ⁇ m in diameter on a cast iron lapping plate until a desirable wafer thickness was obtained. Subsequently, the GaN wafers were lapped with diamond slurry of 6 ⁇ m in diameter on a copper lapping plate until surface features from the previous lapping step were removed.
  • the three wafers were mechanically polished with diamond slurry of 1 ⁇ m in diameter on a Buehler ECOMET polisher until the surface features from the previous lapping step were removed.
  • the three wafers were chemical mechanically polished with an acidic colloidal silica slurry on a Beuhler ECOMET polisher.
  • the acidic colloidal silica slurry was prepared by mixing 2 parts of 1 molar aqueous hydrochloric acid with 1 part of commercial silica slurry, Nalco 2350 polishing slurry.
  • a Nomarski optical microscope was used to examine the polished surfaces, to verify that the CMP process removed all mechanical polishing scratches.
  • the wafers were removed from the polish fixture and cleaned.
  • the wafers were also cleaned in diluted hydrofluoric acid to remove any residual colloidal silica particles on the wafer surface.
  • the wafers were imaged with atomic force microscope (Digital Instruments NanoScope III) to determine the density of the pits and the smoothness of the surface.
  • the RMS roughness was 0.11 nm in a 2 ⁇ 2 ⁇ m 2 area and 0.28 nm in a 10 ⁇ 10 ⁇ m 2 area.
  • the pit density for the three wafers was about 10 6 -10 7 pits/cm 2 , and the pit size was about less than 0.4 ⁇ m in diameter.
  • the GaN wafers of the present invention can be used to construct optoelectronic devices such as light emitting diodes and blue light lasers.
  • optoelectronic devices such as light emitting diodes and blue light lasers.
  • LED's blue light emitting diodes
  • lasers are an enabling technology, allowing much higher storage density in magneto-optic memories and CDROM's and the construction of full color light emitting displays.
  • Such devices can replace today's incandescent light bulbs in road and railway signals etc., where they promise very substantial cost and energy savings.

Abstract

A high quality wafer comprising AlxGayInzN, wherein 0<y≦1 and x+y+z=1, characterized by a root mean square surface roughness of less than 1 nm in a 10×10 μm2 area at its Ga-side. Such wafer is chemically mechanically polished (CMP) at its Ga-side, using a CMP slurry comprising abrasive particles, such as silica or alumina, and an acid or a base. The process of fabricating such high quality AlxGayInzN wafer may include steps of lapping, mechanical polishing, and reducing internal stress of said wafer by thermal annealing or chemical etching for further enhancement of its surface quality. The CMP process is usefully employed to highlight crystal defects on the Ga-side of the AlxGayInzN wafer.

Description

    GOVERNMENT RIGHTS IN INVENTION
  • [0001] The invention disclosed herein includes aspects that were first reduced to practice in the performance of United States Contract No. DASG60-00-C-0036 issued by the U.S. Army Space and Missle Defense Command and United States Contract No. N00014-00-3-0013 issued by The Office of Naval Research. The government has certain rights in the invention.
  • BACKGROUND OF THE INVENTION
  • I. Field of the Invention [0002]
  • This invention relates to an Al[0003] xGayInzN (wherein 0<y≦1 and x+y+z=1) semiconductor wafer having superior surface quality at its Ga-side, and to a method of fabricating such wafer.
  • II. Description of the Related Art [0004]
  • GaN and related GaN-like Ill-V nitride crystal films, represented by the general formula Al[0005] xGayInzN, where 0<y≦1 and x+y+z=1, are useful materials in various applications, such as high temperature electronics, power electronics, and optoelectronics (e.g., light emitting diodes (LEDs) and blue light laser diodes (LDs)). Blue light emitting diodes (LED's) and lasers are an enabling technology, allowing much higher storage density in magneto-optic memories and CDROM's and the construction of fill color light emitting displays. Blue light emitting diodes may replace today's incandescent light bulbs in road and railway signals etc., where they promise very substantial cost and energy savings.
  • Currently, Al[0006] xGayInzN films are grown on non-native substrates such as sapphire or silicon carbide due to unavailability of high quality AlxGayInzN substrates. However, differences in thermal expansion and lattice constants between such foreign substrates and the AlxGayInzN crystals epitaxially grown thereon cause significant thermal stress and internal stress in the grown AlxGayIn2N crystals. The thermal stress and internal stress cause micro-cracks, distortions, and other defects in the AlxGayInzN crystals, and make such AlxGayInzN crystals easy to break. Growing on lattice non-matched foreign substrates causes high density of lattice defects, leading to poor device performance.
  • In order to reduce the deleterious thermal stress and high defect density in the grown Al[0007] xGayInzN crystals, it is desirable to provide high quality freestanding AlxGayInzN wafers as film-growing substrates in place of the above-mentioned foreign substrates.
  • U.S. Pat. No. 5,679,152 entitled “Method for Making a Single Crystal Ga*N Article” and U.S. Pat. No. 5,679,153 entitled “Bulk Single Crystal Gallium Nitride and Method of Making Same” disclose a hydride vapor phase epitaxy (HVPE) process for fabricating freestanding Al[0008] xGayInzN crystals, which may advantageously be used as crystal-growing substrates for homoepitaxial growth of AlxGayInzN crystals thereon.
  • Since quality of a subsequently grown Al[0009] xGayInzN crystal is directly correlated to the quality of the substrate surface and near surface region on which the AlxGayInzN crystal is grown, it is important to provide a highly smooth initial substrate surface without any surface and subsurface damage.
  • However, after mechanical polishing, the Al[0010] xGayInzN crystals typically have very poor surface quality, with substantial surface and subsurface damage and polishing scratches. Additional wafer finish processing therefore is necessary to further enhance the surface quality of the freestanding AlxGayInzN crystal, so that it is suitable for high-quality epitaxial growth and device fabrication thereon.
  • Crystalline Al[0011] xGayInzN generally exists in a chemically stable wurtzite structure. The most common crystallographic orientation of AlxGayInzN compounds has two polar surfaces perpendicular to its c-axis: one side is N-terminated, and the other one is Ga-terminated (Ga hereinafter in the context of the Ga-side of the crystal structure being understood as generally illustrative and representative of alternative Group III (AlxGayInz) crystalline compositions, e.g., of a corresponding GaxIny-side in GaxInyN crystals, of a corresponding AlxGayInz-side in AlxGayInzN crystals, and of a corresponding AlxGay-side in AlxGayN crystals).
  • Crystal polarity strongly influences the growth morphology and chemical stability of the crystal surface. It has been determined that the N-side of the Al[0012] xGayInzN crystal is chemically reactive with KOH or NaOH-based solutions, whereas the Ga-side of such crystal is very stable and not reactive with most conventional chemical etchants. The N-side can therefore be easily polished, using an aqueous solution of KOH or NaOH, to remove surface damage and scratches left by the mechanical polishing process and to obtain a highly smooth surface.
  • The Ga-side (Al[0013] xGayInz side) of the AlxGayInzN crystal, on the other hand, remains substantially the same after contacting the KOH or NaOH solution, with its surface damage and scratches unaltered by such solution. See Weyher et al., “Chemical Polishing of Bulk and Epitaxial GaN”, J. CRYSTAL GROWTH, VOl. 182, pp. 17-22, 1997; also see Porowski et al. International Patent Application Publication No. WO 98/45511 entitled “Mechano-Chemical Polishing of Crystals and Epitaxial Layers of GaN and Ga1-x-yAlxInyN”.
  • However, it has been determined that the Ga-side of the Al[0014] xGayInzN crystal is a better film-growing surface than the N-side. See Miskys et al., “MOCVD-Epitaxy on Free-Standing HVPE-GaN Substrates”, PHYS. STAT. SOL. (A), vol. 176, pp. 443-46, 1999. It therefore is important to provide a wafer finish process that is particularly effective for preparing the Ga-side of the AlxGayInzN crystal to make it suitable for subsequent crystal growth thereupon.
  • Reactive ion etching (RIE) recently has been used to remove a layer of surface material from the Ga-side of an Al[0015] xGayInzN wafer to obtain smoother wafer surface. See Karouta et al., “Final Polishing of Ga-Polar GaN Substrates Using Reactive Ion Etching”, J. ELECTRONIC MATERIALS, vol. 28, pp. 1448-51, 1999. However, such RIE process is unsatisfactory because it is ineffective for removing deeper scratches, and it introduces additional damage by ion bombardment and additional surface irregularities by concomitant contamination, which in turn requires additional cleaning of the GaN wafer in an O2 plasma.
  • It is therefore advantageous to provide an Al[0016] xGayInzN wafer with high surface quality on its Ga-side, with substantially no or little surface and subsurface damage or contamination. It is also desirable that such AlxGayInzN wafer is prepared by a surface polishing process that is both economic and effective, and requires no cumbersome cleaning process during or after polishing.
  • SUMMARY OF THE INVENTION
  • The present invention generally relates to an Al[0017] xGayInzN (wherein 0<y≦1 and x+y+z=1) wafer having superior surface quality at its Ga-side, and to a method of fabricating such wafer.
  • One aspect of the present invention relates to a high quality Al[0018] xGayInzN wafer of such type, wherein the wafer has a surface roughness characterized by a root means square (RMS) roughness of less than 1 nm in a 10×10 μm2 area at its Ga-side.
  • In ranges of progressively increasing preference, the RMS surface roughness of such wafer at its Ga-side is within the following ranges: (1) less than 0.7 nm in a 10×10 μm[0019] 2 area; (2) less than 0.5 nm in a 10×10 μm2 area; (3) less than 0.4 nm in a 2×2 μm2 area; (4) less than 0.2 nm in a 2×2 μm2 area; and (5) less than 0.15 nm in a 2×2 μm2 area.
  • Al[0020] xGayInzN wafers according to the present invention preferably are characterized by a regular step structure at the Ga-side thereof when observed by atomic force microscope.
  • Al[0021] xGayInzN wafers according to the present invention preferably are characterized by that the crystal defects of the AlxGayInzN wafer at its Ga-side constitute small pits with diameters of less than 1 μm. Small pits of such size are readily visible by both atomic force microscope (AFM) and scanning electron microscope (SEM) techniques, while at the same time these pits do not constitute significant damage of the AlxGayInzN wafer surface and therefore do not impair quality of AlxGayInzN crystals subsequently grown thereon.
  • Such high quality Al[0022] xGayInzN crystal wafers are readily manufactured by chemically mechanically polishing (CMP) AlxGayInzN wafer blanks at the Ga-side thereof, using silica or alumina-containing CMP slurry compositions. The corresponding CMP process enables the crystal defects of the AlxGayInzN wafer (evidenced by small pits of less than 1 μm in diameter) to be readily visualized.
  • Another aspect of the present invention relates to an epitaxial Al[0023] xGayInzN crystal structure, comprising an epitaxial Alx′Gay′Inz′N (wherein 0<y′≦1 and x′+y′+z′=1) film grown on the above-described AlxGayInzN wafer of the invention. Such epitaxial AlxGayInzN crystal structure preferably comprises a wurtzite crystalline thin film, but may be in any other suitable form or structure suitable for specific semiconductor, electronic, or optoelectronic applications. The composition of the epitaxial film may be or may not be the same as the composition of the wafer substrate. The epitaxial AlxGayInzN crystal structure may comprise several epitaxial AlxGayInzN films with different composition or doping sequentially grown on the above-described AlxGayInzN wafer of the invention. The epitaxial film may have graded composition, i.e., the composition of the epitaxial film varies with the distance from the interface between the substrate and epitaxial film. As used herein, the term “thin film” means a material layer having a thickness of less than about 100 μm.
  • Yet another aspect of the present invention relates to an optoelectronic device that comprises at least one such epitaxial Al[0024] xGayInzN crystal structure grown on the above-described AlxGayInzN wafer of the invention.
  • A further aspect of the present invention relates to a microelectronic device that comprises at least one such epitaxial Al[0025] xGayInzN crystal structure grown on the above-described AlxGayInzN wafer of the invention.
  • A further aspect of the present invention relates to an Al[0026] xGayInzN boule that comprises epitaxial AlxGayInzN crystal structure grown on the above-described AlxGayInzN wafer of the invention. A boule is defined as that it can be sliced into at least two wafers. An AlxGayInzN boule can be grown with any suitable method such as hydride vapor phase epitaxy (HVPE), the metallorganic chloride (MOC) method, metallorganic chemical vapor deposition (MOCVD), sublimation, liquid phase growth, etc.
  • The invention in a further aspect contemplates a method of chemically mechanically polishing (CMP) an Al[0027] xGayInzN wafer at its Ga-side, using a CMP slurry comprising:
  • Abrasive amorphous silica particles having particle size of less than 200 nm; [0028]
  • at least one acid; and [0029]
  • optionally, at least one oxidation agent; [0030]
  • wherein the pH value of the CMP slurry is in a range of from about 0.5 to about 4. [0031]
  • The abrasive amorphous silica particles in the CMP slurry may for example comprise fumed silica or colloidal silica. The amorphous silica particles in the CMP slurry preferably have an average particle size in the range from about 10 nm to about 100 nm. The CMP slurry of the invention in a preferred compositional aspect comprises at least one oxidation agent, e.g., hydrogen peroxide, dichloroisocyanuric acid, or the like. [0032]
  • The pH value of such CMP slurry preferably is in a range of from about 0.6 to about 3, and more preferably is in a range of from about 0.8 to about 2.5. [0033]
  • A further aspect of the present invention relates to a method of chemically mechanically polishing (CMP) an Al[0034] xGayInzN wafer at its Ga-side, using a CMP slurry comprising:
  • abrasive colloidal alumina particles having particle size of less than 200 nm; [0035]
  • at least one acid; and [0036]
  • optionally, at least one oxidation agent; [0037]
  • wherein the pH value of the CMP slurry is in a range of from about 3 to about 5. [0038]
  • The abrasive colloidal alumina particles in the CMP slurry preferably have particle sizes in a range from about 10 nm to about 1100 nm. [0039]
  • The CMP slurry of the invention in a preferred compositional aspect comprises at least one oxidation agent, e.g., hydrogen peroxide, dichloroisocyanuric acid, or the like. [0040]
  • The pH value of such CMP slurry preferably is in a range of from about 3 to about 4. [0041]
  • A further aspect of the present invention relates to chemical mechanical polishing (CMP) of the Al[0042] xGayInzN wafer at its Ga-side, using a CMP slurry that comprises:
  • amorphous silica particles having particle sizes of less than 200 nm; [0043]
  • at least one base; and [0044]
  • optionally, at least one oxidation agent, [0045]
  • wherein the pH value of the CMP slurry is in a range from about 8 to about 13.5. [0046]
  • The amorphous silica particles in such CMP slurry preferably comprise fumed silica particles having particle sizes in the range from about 10 nm to about 100 nm, or colloidal silica particles having particle sizes in the range from about 10 nm to about 100 nm. [0047]
  • Bases useful for the practice of the present invention include, but are not limited to, ammonia, alkanolamines, and hydroxides, e.g., KOH or NaOH. Ammonia and alkanolamines are particularly preferred, since they also function to stabilize the CMP slurry. [0048]
  • Such CMP slurry comprises at least one oxidation agent, e.g., hydrogen peroxide, dichloroisocyanuric acid or the like. [0049]
  • The pH value of such CMP slurry preferably is in a range of from about 9 to about 13, and more preferably the pH is in a range of from about 10 to about 11. [0050]
  • A further aspect of the present invention relates to a method of highlighting crystal defects of an Al[0051] xGayInzN wafer at it Ga-side to facilitate determination of crystal defect density of such wafer, comprising the steps of:
  • providing an Al[0052] xGayInzN wafer;
  • chemically mechanically polishing the wafer at its Ga-side, according to one of the above-described CMP methods of the invention; [0053]
  • cleaning and drying the polished Al[0054] xGayInzN wafer; and
  • scanning the wafer with an atomic force microscope or a scanning electron microscope to determine defect density in the wafer. [0055]
  • The CMP process is preferably conducted using an acidic silica slurry as described hereinabove. [0056]
  • Yet another aspect of the present invention relates to a method of fabricating high quality Al[0057] xGayInzN wafers, comprising the steps of:
  • providing an Al[0058] xGayInzN wafer blank having thickness in a range of from about 100 μm to about 1000 μm;
  • optionally reducing internal stresses of the Al[0059] xGayInzN wafer;
  • optionally lapping the Al[0060] xGayInzN wafer blank at its N-side, using a lapping slurry comprising abrasives having an average particle size in a range of from about 5 μm to about 15 μm;
  • optionally mechanically polishing the Al[0061] xGayInzN wafer blank at its N-side, using a mechanical polishing slurry comprising abrasives having average particle size in a range of from about 0.1 μm to about 6 μm; optionally lapping the AlxGayInzN wafer blank at its Ga-side, using a lapping slurry comprising abrasives having an average particle size in a range of from about 5 μm to about 15 μm;
  • mechanically polishing the Al[0062] xGayInzN wafer blank at its Ga-side, using a mechanical polishing slurry comprising abrasives having average particle size in a range of from about 0.1 μm to about 6 μm;
  • chemically mechanically polishing the Al[0063] xGayInzN wafer at its Ga-side, using a CMP slurry comprising at least one chemical reactant and abrasive colloidal particles having average particle size of less than 200 nm; and
  • optionally mild etching to further reduce internal stresses of the Al[0064] xGayInzN wafer and improve the surface quality,
  • wherein the resultant Al[0065] xGayInzN wafer has a root mean square (RMS) surface roughness of less than 1 nm in a 10×10 μm2 area at its Ga-side.
  • The Al[0066] xGayInzN wafer blank may be produced by any suitable method, as for example: (1) growing an AlxGayInzN boule and then slicing it into wafer blanks; or (2) growing a thick AlxGayInzN film on a foreign substrate and then separating such thick film from the substrate. The wafer blank may be oriented so that the c-axis is perpendicular to the wafer surface or it may be intentionally slightly misoriented (c-axis not perpendicular to the wafer surface) to facilitate subsequent epitaxy growth, device processing or device design.
  • The Al[0067] xGayInzN wafer blank may be subjected to processing for reducing the internal stress caused, for example, by the disparity of thermal coefficients and lattice constants between such AlxGayInzN wafer and the foreign substrate on which it is grown. Reduction of internal stress may be conducted either by thermally annealing the AlxGayInzN wafer or chemically etching the wafer.
  • Thermal annealing preferably is carried out at an elevated temperature, e.g., from about 700° C. to about 1000° C., in nitrogen or ammonia environment for a time of from about 1 minute to about 1 hour. [0068]
  • Chemical etching of the Al[0069] xGayInzN wafer functions to remove a layer of surface material from said wafer, thereby relaxing the internal stress of said wafer. It is preferred that the chemical etching process effect a removal of surface material of less than 100 μm in thickness of said wafer, and more preferably less than 10 μm thickness.
  • The Al[0070] xGayInzN wafer can be chemically etched either by a very strong acid at elevated temperatures, e.g., sulfuric acid, phosphoric acid, or combinations thereof, or by a very strong base at elevated temperatures, e.g., molten KOH or NaOH.
  • Lapping slurry compositions advantageously used in the practice of the present invention may comprise any suitable abrasives, including, but not limited to, diamond powders, silicon carbide powders, boron carbide powders, and alumina powders. Preferably, the lapping slurry comprises diamond powder having average particle size in the range from about 6 μm to about 10 μm. More preferably, two or more lapping slurries lap the Al[0071] xGayInzN wafer blank, with each subsequent lapping slurry comprising abrasives of a progressively smaller average size. For example, the AlxGayInzN wafer blank may be lapped by a first slurry comprising abrasives of an average size from about 8 μm to about 10 μm, and then by a second slurry comprising abrasives of an average size from about 5 μm to about 7 μm.
  • Similarly, the mechanical polishing slurry useful in the present invention may comprise any suitable abrasives, including but not limited to diamond powders, silicon carbide powders, boron carbide powders, and alumina powders. Diamond powders with average particle size in the range from about 0.1 μm to about 3 μm are particularly preferred. The mechanical polishing step may also employ two or more mechanical polishing slurries, with each subsequent mechanical polishing slurry comprising abrasives of a progressively smaller particle size. For example, a first mechanical polishing slurry comprising abrasives of an average size from about 2.5 μm to about 3.5 μm can be used, followed by a second mechanical polishing slurry comprising abrasives of an average size from about 0.75 μm to about 1.25 μm, followed by a third mechanical polishing slurry comprising abrasives of an average size from about 0.35 μm to about 0.65 μm, followed by a fourth mechanical polishing slurry comprising abrasives of an average size from about 0.2 μm to about 0.3 μm, and finally by a fifth mechanical polishing slurry comprising abrasives of an average size from about 0.1 μm to about 0.2 μm. [0072]
  • The CMP slurry comprises at least one chemical reactant, which can be either an acid or a base. When it is an acid, it is preferable to adjust the pH value of the CMP slurry to a value in a range of about 0.5 to about 4; if it is instead a base, it is preferable to adjust the pH value of such slurry to a value in a range of from about 8 to about 13.5. [0073]
  • After the CMP, the Al[0074] xGayInzN wafer may be subjected to additional processing for further reducing the stress of the wafer and improving the surface quality. A mild etching is preferred for this purpose. The mild etching may remove some residual surface damage on the Ga-side surface from final CMP polishing while not etch the undamaged surface of Ga-side, thus improve the surface quality. The mild etching can also remove the damage on the N-side surface, thus reduce the stress on the wafer caused by surface damage. This mild etching can also produce a mat finish on the N-side surface. For example, the wafer can be slightly etched in an aqueous solution of base (for example, KOH or NaOH) or an aqueous solution of acid (for example, HF, H2SO4, or H3PO4) at a temperature below the boiling point of the aqueous solution, typically about 100° C.
  • Other aspects, features, and embodiments of the invention will be more fully apparent from the ensuing disclosure and appended claims.[0075]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a Normaski optical micrograph (×100) of a GaN surface after being chemically mechanically polished with acidic colloidal silica CMP slurry (pH=0.8) for 1 hour and cleaned in diluted hydrofluoric acid. [0076]
  • FIG. 2 is an atomic force microscopy (AFM) image of the GaN surface shown in FIG. 1. [0077]
  • FIG. 3 is an AFM image of a GaN surface after being chemically mechanically polished with acidic colloidal alumina CMP slurry (pH=3.6) comprising hydrogen peroxide as oxidization agent for 1 hour and cleaned with diluted hydrofluoric acid. [0078]
  • FIG. 4 is a Normaski optical micrograph (×100) of a GaN surface after being chemically mechanically polished with basic colloidal silica CMP slurry (pH=11.2) for 1 hour and cleaned in diluted hydrofluoric acid. [0079]
  • FIG. 5 is an AFM image of the GaN surface shown in FIG. 4. [0080]
  • FIG. 6 is an AFM image of a GaN surface after being chemically mechanically polished with acidic silica CMP slurry (pH=0.8) for 1 hour and cleaned in diluted hydrofluoric acid. [0081]
  • FIG. 7 is a scanning electron microscopy (SEM) micrograph of a GaN surface after being chemically mechanically polished with acidic silica CMP slurry (pH=0.8) for 1 hour and cleaned in diluted hydrofluoric acid. [0082]
  • FIG. 8 is a Normaski optical micrograph (×100) of a GaN surface after being mechanically polished with 1 pm diamond slurry until mirror finish was achieved. [0083]
  • FIG. 9 is an AFM image of the GaN surface shown in FIG. 8.[0084]
  • DETAILED DESCRIPTION OF THE INVENTION, AND PREFERRED EMBODIMENTS THEREOF
  • Fabrication of high quality Al[0085] xGayInzN wafers in accordance with the present invention is readily achieved by processing steps as hereinafter more fully described, including fabrication of freestanding AlxGayInzN wafer blanks, lapping, mechanical polishing, chemical mechanical polishing, and reduction of internal stress.
  • Freestanding Al[0086] xGayInzN wafer blanks are obtained by any of various suitable methods. One method involves first growing an AlxGayInzN boule and then slicing it into wafer blanks. Another method for producing AlxGayInzN wafer blanks utilizes the steps of: (1) growing a thick AlxGayInzN film on a foreign substrate, using a suitable method such as hydride vapor phase epitaxy (HVPE), the metallorganic chloride (MOC) method, metallorganic chemical vapor deposition (MOCVD), sublimation, etc.; and then (2) removing the foreign substrate from the thick AlxGayInzN film, by polishing or etching the foreign substrate, by a laser-induced liftoff process, or other suitable technique.
  • By way of example, GaN films of about 400 μm thickness can be grown on sapphire substrates using HVPE process techniques. [0087]
  • Marks such as flats are made on the wafer to identify the crystal orientation of such wafer blank. The Al[0088] xGayInzN wafer blank can be sized into a round shape by, for example, particle beams, to facilitate subsequent mounting or processing of the wafer blank.
  • Mounting of the freestanding Al[0089] xGayInzN wafer blank to a fixture enables it to be readily lapped or polished as necessary. The wafer blank can be mounted on a template with recesses for holding the wafer blank. Alternatively, the wafer blank can be mounted on a flat template, by, for example (1) heating such template on a hotplate, (2) applying wax onto such template, and (3) pressing the wafer blank against the waxed template. After the template cools down, the wax solidifies and functions to hold the wafer blank on the template.
  • When the Al[0090] xGayInzN wafer blank is obtained from a AlxGayInzN boule and is relatively thick and uniform, a recessed template can be used for mounting such wafer blank, which is advantageous over waxed templates in respect of shorter process time, easier demounting, and less contamination.
  • On the other hand, for Al[0091] xGayInzN wafer blanks which may be more fragile, thinner, or less uniform in thickness, for example, wafer blank obtained from HVPE processes, the use of recessed templates may be less preferred due to the associated risk of breaking the AlxGayInzN wafer during the lapping and/or polishing process.
  • The fixture used for mounting the Al[0092] xGayInzN wafer blank can be of any suitable type appropriate to, and compatible with, the respective lapping or polishing apparatus. For purpose of improving thickness uniformity of the AlxGayInzN wafer, a special lapping fixture comprising three adjustable diamond stops defining a plane, can be utilized. The plane defined by the stops is parallel to the fixture surface, at a predetermined distance away from the surface. Such predetermined distance defines a minimum thickness of the lapped AlxGayInzN wafer, because the three diamond stops function as stop points preventing further removal of surface material from the AlxGayInzN wafer.
  • In the case that Al[0093] xGayInzN wafer blanks are slightly bowed or otherwise distorted due to internal stress present therein, it is preferable to dispose a weight on the wafer blank during the wafer being wax-mounted on the template. The type and amount of weight for such purpose is readily determinable within the skill of the art.
  • After the Al[0094] xGayInzN wafer blank is appropriately mounted, the wafer blank can be lapped by pressing it against a lapping plate, with abrasive particles embedded on surface of such lap plate, to produce a flat surface on the wafer. The pressure on the wafer may be adjusted to control the lapping process.
  • When using the same abrasives and lap plate rotation rates, the lapping rates of the Al[0095] xGayInzN wafer blank increases with increasing particle size of the abrasive. Larger abrasive particles thus result in a higher lapping rate, but produce rougher lapped surfaces.
  • Lapping rates also depend on the hardness of abrasive material used. For example, diamond powders have higher lapping rates than silicon carbide powders, which in turn have higher lapping rates than alumina powders. [0096]
  • Lapping rates also depend on the type of lapping plates employed. For example, a copper lapping plate has a lower lapping rate than that of a cast iron plate, but the copper lapping plate yields a smoother lapped surface than that produced by the cast iron plate. [0097]
  • For an optimal lapping result, many factors, such as process time, surface finish, and manufacturing cost, have to be considered, and many combinations of abrasive material, particle size, lapping rate, and wafer pressure can be employed in the practice of the present invention. In order to reduce the probability of Al[0098] xGayInzN wafer cracking, a pressure below 5 psi, preferably 2 psi, is preferred. In order to reduce process time, a lapping rate above 50 μm/hr is preferred for stock removal. Among various kinds of abrasive materials, such as diamond, silicon carbide, boron carbide, and alumina, diamond slurry is preferred due to its high material removal rate and its production of better surface finishes.
  • Lapping of the Al[0099] xGayInzN wafer blank can be achieved either by a single step, or by multiple steps, with each subsequent lapping step using abrasives of progressively smaller particle sizes. After each lapping step, an optical microscope can be used to examine the surface to make sure that surface damage from previous steps has been substantially removed before proceeding to next step.
  • In one illustrative embodiment of the invention, a single lapping slurry is used, comprising 9 μm diamond abrasives, for lapping an Al[0100] xGayInzN wafer on a cast iron lapping plate under a pressure of 1 psi. The size of diamond abrasive particles is provided by the diamond slurry manufacturer, and is the average size of diamond particles in the slurry.
  • In another illustrative embodiment of the invention, two lapping slurries are used: the first lapping slurry comprises 9 μm diamond abrasive for lapping an Al[0101] xGayInzN wafer on a cast iron lapping plate, and the second slurry comprises 6 μm diamond abrasive for lapping the same wafer on a copper plate to achieve the desired surface finish.
  • After the Al[0102] xGayInzN wafer is lapped, it can be mechanically polished to achieve smooth surface morphology. During the mechanical polishing process, the AlxGayInzN wafer is pressed against a polishing pad with abrasive particles. Polishing process typically yields better surface finish than lapping, even for with same sized diamond slurry. Polishing can be achieved either by a single step, or by multiple steps, with each subsequent polishing step using abrasives of progressively smaller particle sizes.
  • After the mechanical polishing process, the Al[0103] xGayInzN wafer surface becomes relatively smooth. FIG. 8 shows a Normaski optical micrograph (×100) of a GaN surface after being mechanically polished with 1 μm diamond slurry until mirror finish has been achieved. However, such AlxGayInzN wafer is not suitable for homoepitaxial growth of AlxGayInzN crystals, since it still has significant surface and subsurface damage. The surface damage is characterized by dense polishing scratches that are visible under the atomic force microscope (AFM), as shown in FIG. 9.
  • To remove such surface and subsurface damage and polishing scratches, chemical mechanical polishing (CMP) of the Al[0104] xGayInzN wafer is preferred.
  • A first CMP slurry effective for chemically mechanically polishing the Ga-side of the Al[0105] xGayInzN wafer comprises an acid and abrasive amorphous silica particles, such as fumed silica or colloidal silica, having particle sizes of less than 200 nm. The pH value of such CMP slurry preferably is in a range from about 0.5 to about 4. Preferably, such CMP slurry also comprises an oxidization agent, such as hydrogen peroxide, dichloroisocyanuric acid or the like.
  • FIGS. 1 and 2 show a Normaski optical micrograph and an AFM image of a GaN wafer chemically mechanically polished using an acidic colloidal silica slurry having a pH value of 0.8 for about 1 hour. The GaN wafer was first polished with 1 μm diamond slurry before CMP. Besides a few defects from the substrate, the GaN surface is very smooth, with RMS surface roughness of about 0.15 μm in a 2×2 μm[0106] 2 area and about 0.5 nm in a 10×10 μm2 area. Further, a previously unseen step structure is observed on the GaN surface under AFM. The presence of such step structure is an indication that the CMP process has been successful in removing polishing scratches from previous mechanical polishing. The CMP rate using such slurry can for example be on the order of about 2 μm/hr.
  • To further ascertain that the CMP process has also removed the subsurface damage on the surface, the wafer after CMP process is etched with a strong etchant, H[0107] 3PO4 at 180° C. for 5 minutes. At this etching condition, crystal defects as well as surface and subsurface damage on the Ga-side of GaN surface will be etched at a greater rate than good crystalline material, producing etching pits. The size and number of the pits can be studied with atomic force microscope. After hot H3PO4 etching, the CMP polished wafers show some etching pits, but the density of the etching pits is the same as the density of pits evident in the CMP polished surface. The size of the pits has increased, however. For comparison, a wafer that is not completely polished with the CMP process (i.e., shorter CMP process time and therefore polishing damage remains) shows more etching pits after etching with H3PO4 at 180° C. for 5 minutes, and many of the pits follow a line, indicating that the surface and subsurface damage is not completely removed if the CMP process is not complete.
  • Oxidation agents can advantageously be added to the acidic CMP slurry. When hydrogen peroxide or dichloroisocyanuric acid is used as an oxidation agent, the polishing rate is above 2 μm/hir, with RMS surface roughness being below 0.2 in a 2×2 μm area and below 0.5 nm in a 10×10 μm[0108] 2 area. The step structures on the AlxGayInzN wafer surface are readily observed under AFM.
  • A second CMP slurry effective for chemically mechanically polishing the Ga-side of the Al[0109] xGayInzN wafer comprises an acid and abrasive colloidal alumina particles having particle sizes of less than 200 nm. The pH value of such CMP slurry preferably is in a range from about 3 to about 4. Preferably, such CMP slurry also comprises an oxidization agent, such as hydrogen peroxide, dichioroisocyanuric acid or the like.
  • FIG. 3 shows an AFM image of a GaN surface after being chemically mechanically polished with acidic colloidal alumina CMP slurry (pH=3.6) comprising hydrogen peroxide as oxidization agent for 1 hour. The step structure is observed under AFM, demonstrating that acidic colloidal alumina slurry is effective for removing mechanical damage from the GaN surface. However, at the same polishing operation conditions, colloidal alumina-based slurry has a much lower polishing rate (about 0.1 μm/hr) than that of the silica-based slurries. Because of slow polishing rate, many polishing scratches are still present after 1 hour of polishing with the acidic colloidal alumina CMP slurry. A much longer polishing time is needed to completely remove the surface/subsurface damage with the colloidal alumina-based slurry. [0110]
  • A third CMP slurry effective for chemically mechanically polishing the Ga-side of the Al[0111] xGayInzN wafer comprises a base and amorphous silica particles, either fumed silica or colloidal silica, having particle sizes of less than 200 nm. The pH value of such CMP slurry is in a range of from about 8 to about 13.5.
  • FIGS. 4 and 5 show a Normaski optical micrograph and an AFM image of a GaN wafer chemically mechanically polished using a basic colloidal silica slurry having a pH value of 11.2 for about 1 hour. The surface appears rougher and has significantly more scratches when polished, in comparison with the surface finish achieved with an acidic silica slurry. Moreover, the scratches are larger and deeper than those of the GaN surface after mechanical polishing with diamond slurry comprising 1 μm diamond powders, indicating that larger particles or particle agglomerations are present in the basic silica slurry. Interestingly, step structures are also observed. The presence of step structures indicates that surface damage from previous mechanical polishing has been removed, but the presence of larger particles in the slurry introduces new damage. It therefore is desirable to filter the basic silica slurry before polishing to remove large particles and to ensure that the abrasive particles in such slurry have particle sizes of less than 200 nm. [0112]
  • Besides using hydroxides for pH alteration, the pH of the basic silica slurry can be adjusted with ammonia or alkanolamine. Ammonia- or alkanolamine-stabilized slurries provide smoother polished surfaces and therefore are preferred over hydroxide-based slurries. [0113]
  • To improve the stability of the CMP process, it may be advantageous to control the ambient humidity and temperature during the CMP process. [0114]
  • After chemical mechanical polishing, the Al[0115] xGayInzN wafer can be cleaned and dried, using techniques known in the art. A mild etching can also be used to remove any remaining surface and subsurface damage from the final polished wafer. The condition for the mild etching is chosen to remove some residual surface damage on the Ga-side surface from final polishing while not etching or etching to a limited degree the undamaged surface of Ga-side. The mild etching can also remove the damage on the N-side surface to reduce the stress on the wafer caused by damage on the N-surface. This mild etching can also produce a mat finish on the N-surface. For example, the wafer can be slightly etched in an aqueous solution of base (for example, KOH or NaOH) or an aqueous solution of acid (for example, HF, H2SO4, or H3PO4) at a temperature of below 100° C.
  • Al[0116] xGayInzN wafers may suffer from internal stresses, which cause the wafer to bow or to warp. Thermal annealing or chemical etching of the AlxGayInzN wafer, which can be performed before, after or between the steps of the wafer fabrication sequence, can relax such internal stresses.
  • In the case that the Al[0117] xGayInzN wafer have large pits on its surface and contaminants are trapped in the pits from the fabrication process, it is beneficial to have a chemical etching and cleaning step to remove the contaminants from the pits between the steps of wafer fabrication.
  • In one embodiment of the present invention, the Al[0118] xGayInzN wafer is subjected to thermal annealing at temperature up to 1000° C. in nitrogen ambient. Preferably, the annealing temperature is in a range of from about 700° C. to about 1000° C., and the duration of the thermal annealing is in a range of from about 1 minute to about 1 hour.
  • In another embodiment of the invention, the Al[0119] xGayInzN wafer is subjected to chemical etching, which preferentially removes damaged surface material from the AlxGayInzN wafer and reduces wafer bow and warp caused by surface damage.
  • Chemical etching of Al[0120] xGayInzN wafer can be accomplished by immersing the wafer in very strong acids or bases at an elevated temperature. Sulfuric acid or phosphoric acid at a temperature above 150° C. can etch the AlxGayInzN wafer. Alternatively, molten potassium or sodium hydroxide can also etch the AlxGayInzN wafer. The etching conditions, such as etching temperature and etching time, are preferably controlled to yield removal of surface material of less than 100 μm in thickness, and preferably less than 10 μm in thickness.
  • After chemical mechanical polishing of a GaN surface, for example, using acidic silica CMP slurry (pH=0.8) for about 1 hr., small pits are formed, which may originate from dislocations in the crystal lattice of the GaN wafer. The diameter of the pits is typically below 1 μm, and more typically below 0.5 μm. The pits appear round without clear edges when imaged with atomic force microscope. When the wafer has been completely CMP polished and is subjected to etching, for example, with H[0121] 3PO4 at 180° C. for 5 minutes, the size of the pits is increased, but the density of the pits remain the same, i.e., no more pits are produced. Furthermore, the pits formed from etching the CMP polished wafer appear hexagonal when imaged with atomic force microscope.
  • FIG. 6 shows an AFM image of a GaN surface, with clearly visible pits. The GaN surface was chemical mechanically polished using acidic colloidal silica CMP slurry (pH=0.8) for about 1 hour. [0122]
  • FIG. 7 also shows a scanning electron microscopic (SEM) image of a GaN wafer, polished by acidic colloidal silica CMP slurry (pH=0.8) for 1 hour, with visible pits that can be counted for determining the defect density of such GaN wafer. Without chemical mechanical polishing of the GaN wafer surface, such pits are not observed with AFM or with SEM. [0123]
  • It thus is possible to use a CMP process to prepare an Al[0124] xGayInzN wafer to highlight crystal defects for subsequent determination of defect density by AFM or SEM techniques.
  • This defect highlight technique is superior to other techniques such as transmission electron microscope (TEM), wet-chemical etching, and photo electrochemical etching. Such etch techniques are generally conducted under harsh etching conditions, making the etched Al[0125] xGayInzN wafer unsuitable for subsequent epitaxial growth of AlxGayInzN crystalline material thereon.
  • By contrast, the use of a CMP process for highlighting crystal defects does not damage the crystal surface of the Al[0126] xGayInzN wafer and therefore permits subsequent crystal growth.
  • EXAMPLE 1
  • A GaN film several hundred microns thick was grown on a sapphire substrate by an HVPE process and then separated from the sapphire substrate. The resultantly formed freestanding GaN wafer blank exhibited a textured Ga-surface with a RMS roughness of about 4 nm in a 2×2 μm[0127] 2 area.
  • The GaN wafer blank was then polished at the Ga-side with an acidic silica slurry without undergoing a lapping process. [0128]
  • After polishing, it was observed that the surface morphology of such GaN wafer was greatly improved, with the textured surface being entirely removed. The RMS roughness was reduced to below 0.3 nm in a 2×2 μm[0129] 2 area.
  • EXAMPLE 2
  • Thick GaN films with thickness in the range from 200-500 microns were grown on 2″ sapphire substrates by an HVPE process. The GaN films then were separated from the sapphire substrate, to yield freestanding GaN wafer blanks. [0130]
  • Flats for the GaN films were marked as 30° off the sapphire substrate's flat. The GaN wafer blanks then were sized into wafer shapes with diameter of 30, 35, and 40 mm using a particle beam jet. To prevent wafer breakage during wafer sizing, it was preferable to mount the GaN wafer on a glass plate of at least 1 mm thickness, using wax. [0131]
  • Nine GaN wafers were mounted on a lap fixture with wax with the N-side facing the lap fixture. A steel block was placed on top of each wafer while the wax cooled. The GaN wafers were first lapped on the Ga-side with diamond slurry of 9 μm in diameter on a cast iron lapping plate. Before lapping, a large thickness variation existed between the wafers and within each wafer. After lapping, uniformity of wafer thickness was greatly improved. [0132]
  • The wafers then were removed from the lapping fixture, and wax-mounted on a mechanical polishing fixture. Each wafer was polished with diamond slurry of 3 μm in diameter until mirror finish was achieved. Under optical microscope examination, all surface damage from the lapping process was removed. [0133]
  • After mechanical polishing, the wafers were chemically mechanically polished with acidic colloidal silica slurry. A Nomarski optical microscope was used to examine the polished surfaces, to verify that the CMP process removed all mechanical polishing scratches. [0134]
  • EXAMPLE 3
  • Three GaN wafer blanks were mounted on a lap fixture with wax with the Ga-side facing the lap fixture. A steel block was placed on top of each wafer while the wax cooled. The GaN wafers were first lapped on the N-side with diamond slurry of 9 μm in diameter on a Lapmaster 15 lapping machine with cast iron lapping plate until a uniform mat finish was achieved. [0135]
  • After the N-side was lapped, the GaN wafers were removed from the lap fixture by heating on a hot plate. The wafers were cleaned and mounted on a lap fixture with wax with the N-side facing the lap fixture. A steel block was placed on top of each wafer while the wax cooled. The GaN wafers were lapped on the Ga-side with diamond slurry of 9 μm in diameter on a cast iron lapping plate until a desirable wafer thickness was obtained. Subsequently, the GaN wafers were lapped with diamond slurry of 6 μm in diameter on a copper lapping plate until surface features from the previous lapping step were removed. [0136]
  • After lapping, the three wafers were mechanically polished with diamond slurry of 1 μm in diameter on a Buehler ECOMET polisher until the surface features from the previous lapping step were removed. [0137]
  • After mechanical polishing, the three wafers were chemical mechanically polished with an acidic colloidal silica slurry on a Beuhler ECOMET polisher. The acidic colloidal silica slurry was prepared by mixing 2 parts of 1 molar aqueous hydrochloric acid with 1 part of commercial silica slurry, Nalco 2350 polishing slurry. A Nomarski optical microscope was used to examine the polished surfaces, to verify that the CMP process removed all mechanical polishing scratches. [0138]
  • After CMP process, the wafers were removed from the polish fixture and cleaned. The wafers were also cleaned in diluted hydrofluoric acid to remove any residual colloidal silica particles on the wafer surface. The wafers were imaged with atomic force microscope (Digital Instruments NanoScope III) to determine the density of the pits and the smoothness of the surface. For one wafer, the RMS roughness was 0.11 nm in a 2×2 μm[0139] 2 area and 0.28 nm in a 10×10 μm2 area. The pit density for the three wafers was about 106-107 pits/cm2, and the pit size was about less than 0.4 μm in diameter.
  • The GaN wafers of the present invention can be used to construct optoelectronic devices such as light emitting diodes and blue light lasers. Such devices are important as the blue light emitting diodes (LED's) and lasers are an enabling technology, allowing much higher storage density in magneto-optic memories and CDROM's and the construction of full color light emitting displays. Such devices can replace today's incandescent light bulbs in road and railway signals etc., where they promise very substantial cost and energy savings. [0140]
  • The invention has been described herein with reference to specific features, aspects, and embodiments. It will be appreciated that the applicability of the invention is not thus limited, but readily extends to and encompasses numerous variations, modifications, and other embodiments, as will readily suggest themselves to those of ordinary skill in the art. Accordingly, the invention is to be broadly construed, consistent with the claims hereafter set forth. [0141]

Claims (80)

What is claimed is:
1. A wafer comprising AlxGayInzN, wherein 0<y≦1 and x+y+z=1, characterized by a root mean square (RMS) surface roughness of less than 1 nm in a 10×10 μm2 area at the Ga-side of the wafer.
2. The wafer of claim 1, wherein the RMS surface roughness of said wafer is less than 0.7 nm in a 10×10 μm2 area at the Ga-side of the wafer.
3. The wafer of claim 1, wherein the RMS surface roughness of said wafer is less than 0.5 nm in a 10×10 μm2 area at the Ga-side of the wafer.
4. The wafer of claim 1, wherein the RMS surface roughness of said wafer is at least less than 0.4 nm in a 2×2 μm2 area at the Ga-side of the wafer.
5. The wafer of claim 1, wherein the RMS surface roughness of said wafer is less than 0.2 nm in a 2×2 μm2 area at the Ga-side of the wafer.
6. The wafer of claim 1, wherein the RMS surface roughness of said wafer is less than 0.15 nm in a 2×2 μm2 area at the Ga-side of the wafer.
7. The wafer of claim 1, characterized by a step structure at its Ga-side when observed with an atomic force microscope.
8. The wafer of claim 1, wherein the crystal defects at its Ga-side are visible as small pits with diameters of less than 1 μm.
9. The wafer of claim 1, formed by chemically mechanically polishing (CMP) an AlxGayInzN wafer blank at the Ga-side thereof, using a silica- or alumina-containing CMP slurry.
10. An epitaxial AlxGayInzN crystal structure, comprising an epitaxial Alx′Gay′Inz′N thin film grown on a wafer comprising AlxGayInzN, wherein 0<y′≦1, x′+y′+z′=1, 0<y≦1, and x+y+z=1, said wafer being characterized by a root mean square (RMS) surface roughness of less than 1 nm in a 10×10 μm2 area at the Ga-side of the wafer.
11. The epitaxial AlxGayIn2N crystal structure of claim 10, comprising a wurtzite crystalline thin film.
12. The epitaxial AlxGayInzN crystal structure of claim 10, where the epitaxial Alx′Gay′Inz′N thin film has the same composition as the wafer comprising AlxGayInzN.
13. The epitaxial AlxGayInzN crystal structure of claim 10, where the epitaxial Alx′Gay′Inz′N thin film has a different composition from the wafer comprising AlxGayInzN.
14. The epitaxial AlxGayInzN crystal structure of claim 10, where the epitaxial Alx′Gay′Inz′N thin film has a graded composition.
15. An optoelectronic device comprising at least one epitaxial Alx′Gay′Inz′N crystal structure grown on a wafer comprising AlxGayInzN, wherein 0<y≦1 and x+y+z=1, said wafer being characterized by a root mean square (RMS) surface roughness of at least less than 1 nm in a 10×10 μm2 area at a Ga-side of the wafer.
16. The optoelectronic device of claim 15, wherein the optoelectronic device is a light emitting diode.
17. The optoelectronic device of claim 15, wherein the optoelectronic device is a blue light laser diode.
18. The optoelectronic device of claim 15, wherein the optoelectronic device is incorporated into a light emitting diode.
19. The optoelectronic device of claim 15, wherein the optoelectronic device is incorporated into a magneto-optic memory device.
20. The optoelectronic device of claim 15, wherein the optoelectronic device is incorporated into a full color light emitting displays light.
21. The optoelectronic device of claim 15, wherein the optoelectronic device is incorporated into a DVD device.
22. A microelectronic device comprising at least one epitaxial Alx′Gay′Inz′N crystal structure grown on a wafer comprising AlxGayInzN, wherein 0<y≦1 and x+y+z=1, said wafer being characterized by a root mean square (RMS) surface roughness of at least less than 1 nm in a 10×10 μm2 area at a Ga-side of the wafer.
23. An epitaxial Alx′Gay′Inz′N crystal boule grown on a wafer comprising AlxGayInzN, wherein 0<y≦1 and x+y+z=1, said wafer being characterized by a root mean square (RMS) surface roughness of at least less than 1 nm in a 10×10 μm2 area at a Ga-side of the wafer.
24. The epitaxial Alx′Gay′Inz′N crystal boule of claim 23, where the boule is grown in gas phase.
25. The epitaxial Alx′Gay′Inz′N crystal boule of claim 23, where the boule is grown in liquid phase.
26. A method of chemically mechanically polishing (CMP) an AlxGayInzN wafer at a Ga-side thereof, wherein 0<y≦1 and x+y+z=1, using a CMP slurry comprising:
abrasive amorphous silica particles having particle sizes of less than 200 nm;
at least one acid; and
optionally, at least one oxidation agent;
wherein the pH value of the CMP slurry is in a range of from about 0.5 to about 4.
27. The method of claim 26, wherein the CMP slurry comprises fumed silica having particle sizes in a range from about 10 nm to about 100 nm.
28. The method of claim 26, wherein the CMP slurry comprises colloidal silica having particle sizes in a range from about 10 nm to about 100 nm.
29. The method of claim 26, wherein the CMP slurry comprises an oxidation agent.
30. The method of claim 29, wherein the oxidation agent comprises hydrogen peroxide.
31. The method of claim 29, wherein the oxidation agent comprises dichloroisocyanuric acid.
32. The method of claim 26, wherein the CMP slurry has a pH value in a range of from about 0.6 to about 3.
33. The method of claim 26, wherein the CMP slurry has a pH value in a range of from about 0.8 to about 2.5.
34. A method of chemically mechanically polishing (CMP) an AlxGayInzN wafer at a Ga-side thereof, wherein 0<y≦1 and x+y+z=1, using a CMP slurry comprising:
Abrasive colloidal alumina particles having particle sizes of less than 200 nm;
at least one acid; and
optionally, at least one oxidation agent;
wherein the pH value of the CMP slurry is in a range of from about 3 to about 5.
35. The method of claim 34, wherein the CMP slurry comprises colloidal alumina having particle sizes in a range from about 10 nm to about 100 nm.
36. The method of claim 34, wherein the CMP slurry comprises an oxidation agent.
37. The method of claim 36, wherein the oxidation agent comprises hydrogen peroxide.
38. The method of claim 36, wherein the oxidation agent comprises dichloroisocyanuric acid.
39. The method of claim 34, wherein the CMP slurry has a pH value in a range of from about 3 to about 4.
40. A method of chemically mechanically polishing (CMP) an AlxGayInzN wafer at a Ga-side thereof, wherein 0<y≦1 and x+y+z=1, using a CMP slurry comprising:
amorphous silica particles having particle sizes of less than 200 nm;
at least one base; and
optionally, at least one oxidization agent,
wherein the pH value of the CMP slurry is in a range of from about 8 to about 13.5.
41. The method of claim 40, wherein the CMP slurry comprises fumed silica having particle sizes in a range of from about 10 nm to about 100 nm.
42. The method of claim 40, wherein the CMP slurry comprises colloidal silica having particle sizes in a range of from about 10 nm to about 100 nm.
43. The method of claim 40, wherein the CMP slurry comprises a base selected from the group consisting of ammonia, alkanolamines, and hydroxides.
44. The method of claim 40, wherein the CMP slurry comprises ammonia.
45. The method of claim 40, wherein the CMP slurry comprises an alkanolamine.
46. The method of claim 40, wherein the CMP slurry comprises a hydroxide selected from the group consisting of KOH and NaOH.
47. The method of claim 40, wherein the CMP slurry comprises an oxidation agent.
48. The method of claim 47, wherein the oxidation agent comprises hydrogen peroxide.
49. The method of claim 47, wherein the oxidation agent comprises dichloroisocyanuric acid.
50. The method of claim 40, wherein the CMP slurry has a pH value in a range of from about 9 to about 13.
51. The method of claim 40, wherein the CMP slurry has a pH value in a range of from about 10 to about 11.
52. The method claim of 26, wherein the CMP slurry is filtered to remove particles larger than 100 nm in diameter before delivering to the polishing pad.
53. The method claim of 34, wherein the CMP slurry is filtered to remove particles larger than 100 nm in diameter before delivering to the polishing pad.
54. The method claim of 40, wherein the CMP slurry is filtered to remove particles larger than 100 nm in diameter before delivering to the polishing pad.
55. A method of determining crystal defect density in an AlxGayInzN wafer at a Ga-side thereof, wherein 0<y≦1 and x+y+z=1, comprising the steps of:
providing an AlxGayInzN wafer;
chemically mechanically polishing said wafer at a Ga-side thereof, using a CMP slurry comprising abrasive amorphous silica articles having particle sizes of less than 200 nm, at least one acid, and optionally at least one oxidization agent, wherein the pH value of said CMP slurry is in a range of from about 0.5 to about 4;
cleaning and drying the polished AlxGayInzN wafer; and
scanning the wafer with an atomic force microscope or a scanning electron microscope to determine defect density in said wafer.
56. A method of fabricating wafers comprising AlxGayInzN, wherein 0<y≦1 and x+y+z=1, comprising the steps of:
providing an AlxGayInzN wafer blank having thickness in the range from about 100 μm to about 1000 μm;
optionally, reducing the internal stress of the AlxGayInzN wafer blank;
optionally, tapping the AlxGayInzN wafer blank at the N-side thereof, using a lapping slurry comprising abrasives having an average particle size in a range of from about 5 μm to about 15 μm;
optionally, mechanically polishing the AlxGayInzN wafer blank at its N-side, using a mechanical polishing slurry comprises abrasives having average particle size in a range of from about 0.1 μm to about 6 μm;
optionally, lapping the AlxGayInzN wafer blank at a Ga-side thereof, using a lapping slurry comprising abrasives having an average particle size in a range of from about 5 μm to about 15 μm;
mechanically polishing the AlxGayInzN wafer blank at its Ga-side, using a mechanical polishing slurry comprises abrasives having average particle size in a range of from about 0.1 μm to about 6 μm;
chemically mechanically polishing the AlxGayInzN wafer at its Ga-side, using a CMP slurry comprising at least one chemical reactant and abrasive particles having average particle size of less than 200 nm; and
optionally, etching the AlxGayInzN wafer in a mild etching condition to further reduce internal stresses of the AlxGayInzN wafer, to improve surface quality, and to produce a mat finish at the N-side,
wherein the AlxGayInzN wafer so fabricated has a surface roughness characterized by a root mean square (RMS) surface roughness of less than 1 nm in a 10×10 μm2 area at its Ga-side.
57. The method of claim 56, wherein the AlxGayInzN wafer blank is produced by the steps of:
growing a thick AlxGayInzN film on a foreign substrate; and
removing the foreign substrate from the thick AlxGayInzN film.
58. The method of claim 56, wherein the AlxGayInzN wafer blank is produced by the steps of:
growing an AlxGayInzN boule; and
slicing the AlxGayInzN boule.
59. The method claim of 58, where the AlxGayInzN boule is sliced so that the wafer blank surface is perpendicular to the c-axis.
60. The method claim of 58, where the AlxGayInzN boule is sliced so that the wafer blank surface is intentionally not perpendicular to the c-axis.
61. The method of claim 56, wherein the internal stresses of the AlxGayInzN wafer are reduced by thermally annealing said wafer at an elevated temperature of from about 700° C. to about 1000° C. in nitrogen or ammonia environment for about 1 minute to about 1 hour.
62. The method of claim 56, wherein the internal stresses of the AlxGayIn2N wafer are reduced by chemically etching, which results in removal of surface material of less than 100 μm thickness.
63. The method of claim 62, wherein surface material of less than 10 μm thickness is removed from the AlxGayInzN wafer.
64. The method of claim 62, wherein the AlxGayInzN wafer is chemically etched by a strong acid at a temperature above 150° C.
65. The method of claim 64, wherein the strong acid is selected from the group consisting of sulfuric acid, phosphoric acid, and combinations thereof.
66. The method of claim 62, wherein the AlxGayInzN wafer is chemically etched by a strong molten base at a temperature above 150° C.
67. The method of claim 66, wherein the strong base is selected from the group consisting of molten LiOH, molten NaOH, molten KOH, molten RbOH, molten CsOH, and combinations thereof.
68. The method of claim 56, wherein the AlxGayInzN wafer blank is lapped by a lapping slurry comprising abrasives selected from the group consisting of diamond powders, silicon carbide powders, boron carbide powders, and alumina powders.
69. The method of claim 56, wherein the lapping slurry comprises diamond powder having average particle size in a range of from about 6 μm to about 15 μm.
70. The method of claim 56, wherein the AlxGayInzN wafer blank is lapped at its Ga-side by two or more lapping slurries, with each subsequent lapping slurry comprising abrasives of a correspondingly smaller average size.
71. The method of claim 70, wherein the AlxGayInzN wafer blank is lapped by a first lapping slurry comprising abrasives of an average size of from about 8 μm to about 10 μm, and by a second lapping slurry comprising abrasives of an average size of from about 5 μm to about 7 μm.
72. The method of claim 56, wherein the mechanical polishing slurry comprises abrasives selected from the group consisting of diamond powders, silicon carbide powders, boron carbide powders, and alumina powders.
73. The method of claim 56, wherein the mechanical polishing slurry comprises diamond powders having average particle size in a range of from about 0.1 μm to about 6 μm.
74. The method of claim 56, wherein the AlxGayInzN wafer blank is mechanically polished by two or more mechanical polishing slurries, with each subsequent mechanical polishing slurry comprising abrasives of a progressively smaller average size.
75. The method of claim 74, wherein the AlxGayInzN wafer blank is mechanically polished by a first mechanical polishing slurry comprising abrasives of an average size of from about 2.5 μm to about 3.5 μm, by a second mechanical polishing slurry comprising abrasives of an average size of from about 0.75 μm to about 1.25 μm, by a third mechanical polishing slurry comprising abrasives of an average size of from about 0.35 μm to about 0.65 μm, by a fourth mechanical polishing slurry comprising abrasives of an average size of from about 0.2 μm to about 0.3 μm, and by a fifth mechanical polishing slurry comprising abrasives of an average size of from about 0.1 μm to about 0.2 μm.
76. The method of claim 56, wherein the CMP slurry is acidic, and the pH value of said CMP slurry is in a range of from about 0.5 to about 4.
77. The method of claim 56, wherein the CMP slurry is basic, and the pH value of said CMP slurry is in a range of from about 8 to about 13.5.
78. The method claim of 56, wherein the mild etching condition is selected from group consists of etching in aqueous acid solution and etching in aqueous base solution at a temperature below 100° C.
79. The method claim of 78, wherein the acid is selected from group consists of aqueous hydrofluoric acid, nitric acid, sulfuric acid, phosphoric acid, and combinations thereof.
80. The method claim of 78, wherein the base is selected from group consists of aqueous LiOH, NaOH, KOH, RbOH, CsOH, and combinations thereof.
US09/877,437 2001-06-08 2001-06-08 High surface quality GaN wafer and method of fabricating same Expired - Lifetime US6488767B1 (en)

Priority Applications (19)

Application Number Priority Date Filing Date Title
US09/877,437 US6488767B1 (en) 2001-06-08 2001-06-08 High surface quality GaN wafer and method of fabricating same
CNB028114140A CN100465356C (en) 2001-06-08 2002-06-04 High surface quality GaN wafer and method of fabricating same
KR1020097022942A KR100978305B1 (en) 2001-06-08 2002-06-04 High surface quality gan wafer and method of fabricating same
CN200710186509XA CN101220244B (en) 2001-06-08 2002-06-04 High surface quality GaN wafer and method of fabricating same
EP10010517.0A EP2267189B1 (en) 2001-06-08 2002-06-04 High surface quality gan wafer and method of fabricating same
JP2003503865A JP4350505B2 (en) 2001-06-08 2002-06-04 High surface quality GaN wafer and manufacturing method thereof
PCT/US2002/017449 WO2002101121A1 (en) 2001-06-08 2002-06-04 High surface quality gan wafer and method of fabricating same
EP02739625A EP1404902B1 (en) 2001-06-08 2002-06-04 High surface quality gan wafer and method of fabricating same
KR1020037016017A KR100959084B1 (en) 2001-06-08 2002-06-04 High surface quality gan wafer and method of fabricating same
MYPI20022076A MY127915A (en) 2001-06-08 2002-06-05 HIGH SURFACE QUALITY GaN WAFER AND METHOD OF FABRICATING SAME
TW091112348A TWI226391B (en) 2001-06-08 2002-06-07 High surface quality GaN wafer and method of fabricating same
US10/272,761 US6951695B2 (en) 2001-06-08 2002-10-17 High surface quality GaN wafer and method of fabricating same
US11/213,535 US20060029832A1 (en) 2001-06-08 2005-08-26 High surface quality GaN wafer and method of fabricating same
JP2008254168A JP5575384B2 (en) 2001-06-08 2008-09-30 High surface quality GaN wafer and manufacturing method thereof
JP2009099024A JP4909374B2 (en) 2001-06-08 2009-04-15 High surface quality GaN wafer and manufacturing method thereof
JP2012142857A JP5624086B2 (en) 2001-06-08 2012-06-26 Method for manufacturing wafer containing AlxGayInzN
JP2013230181A JP5670538B2 (en) 2001-06-08 2013-11-06 High surface quality GaN wafer and manufacturing method thereof
JP2013230182A JP6054282B2 (en) 2001-06-08 2013-11-06 High surface quality GaN wafer and manufacturing method thereof
JP2015068491A JP6100824B2 (en) 2001-06-08 2015-03-30 High surface quality GaN wafer and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/877,437 US6488767B1 (en) 2001-06-08 2001-06-08 High surface quality GaN wafer and method of fabricating same

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/272,761 Continuation-In-Part US6951695B2 (en) 2001-06-08 2002-10-17 High surface quality GaN wafer and method of fabricating same

Publications (2)

Publication Number Publication Date
US6488767B1 US6488767B1 (en) 2002-12-03
US20020185054A1 true US20020185054A1 (en) 2002-12-12

Family

ID=25369959

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/877,437 Expired - Lifetime US6488767B1 (en) 2001-06-08 2001-06-08 High surface quality GaN wafer and method of fabricating same
US10/272,761 Expired - Lifetime US6951695B2 (en) 2001-06-08 2002-10-17 High surface quality GaN wafer and method of fabricating same
US11/213,535 Abandoned US20060029832A1 (en) 2001-06-08 2005-08-26 High surface quality GaN wafer and method of fabricating same

Family Applications After (2)

Application Number Title Priority Date Filing Date
US10/272,761 Expired - Lifetime US6951695B2 (en) 2001-06-08 2002-10-17 High surface quality GaN wafer and method of fabricating same
US11/213,535 Abandoned US20060029832A1 (en) 2001-06-08 2005-08-26 High surface quality GaN wafer and method of fabricating same

Country Status (8)

Country Link
US (3) US6488767B1 (en)
EP (2) EP2267189B1 (en)
JP (7) JP4350505B2 (en)
KR (2) KR100978305B1 (en)
CN (2) CN101220244B (en)
MY (1) MY127915A (en)
TW (1) TWI226391B (en)
WO (1) WO2002101121A1 (en)

Cited By (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004079803A1 (en) 2003-03-05 2004-09-16 Sumitomo Electric Industries, Ltd. Nitride semiconductor device and method for manufacturing same
EP1475826A2 (en) * 2003-05-06 2004-11-10 Sumitomo Electric Industries, Ltd. Nitride semiconductor wafer and method of processing nitride semiconductor wafer
EP1528591A2 (en) * 2003-10-30 2005-05-04 Sumitomo Electric Industries, Ltd. Method of manufacturing nitride substrate for semiconductors, and nitride semiconductor substrate
US20060108590A1 (en) * 2004-11-19 2006-05-25 Hitachi Cable, Ltd. Group III-V nitride series semiconductor substrate and assessment method therefor
US20060237732A1 (en) * 2005-04-26 2006-10-26 Sumitomo Electric Industries, Ltd. Light-emitting device, method for making the same, and nitride semiconductor substrate
EP1814149A1 (en) * 2005-01-12 2007-08-01 Sumitomo Electric Industries, Ltd. METHOD FOR ABRASING GaN SUBSTRATE
US20070228400A1 (en) * 2006-04-03 2007-10-04 Sumitomo Electric Industries, Ltd. GaN crystal substrate
CN100361323C (en) * 2003-10-03 2008-01-09 住友电气工业株式会社 Nitride semiconductor substrate and method of producing same
US20080023800A1 (en) * 2006-07-26 2008-01-31 Freiberger Compound Materials Gmbh. Process for smoothening III-N substrates
WO2008011897A1 (en) * 2006-07-26 2008-01-31 Freiberger Compound Materials Gmbh Method for smoothing iii-n substrates
EP2080823A1 (en) * 2006-10-19 2009-07-22 Sumitomo Electric Industries, Ltd. Group iii element nitride substrate, substrate with epitaxial layer, processes for producing these, and process for producing semiconductor element
EP2175480A1 (en) * 2007-07-19 2010-04-14 Mitsubishi Chemical Corporation Group iii nitride semiconductor substrate and method for cleaning the same
US20100248478A1 (en) * 2006-05-01 2010-09-30 Sumitomo Electric Industries, Ltd. Method of processing a surface of group iii nitride crystal and group iii nitride crystal substrate
US20110133209A1 (en) * 2006-10-19 2011-06-09 Sumitomo Electric Industries, Ltd. GaN SUBSTRATE, EPITAXIAL LAYER-PROVIDED SUBSTRATE, METHODS OF MANUFACTURING THE SAME, AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
US20110223840A1 (en) * 2010-03-10 2011-09-15 Fujimi Incorporated Polishing Composition and Polishing Method Using The Same
US20120104558A1 (en) * 2009-09-30 2012-05-03 Sumitomo Electric Industries, Ltd. Iii nitride semiconductor substrate, epitaxial substrate, and semiconductor device
CN102753652A (en) * 2009-10-29 2012-10-24 东友Fine-Chem股份有限公司 Etchant composition
WO2014035481A1 (en) * 2012-08-28 2014-03-06 Sixpoint Materials, Inc. Group iii nitride wafer and its production method
US8853670B2 (en) 2009-09-30 2014-10-07 Sumitomo Electric Industries, Ltd. III nitride semiconductor substrate, epitaxial substrate, and semiconductor device
US9064836B1 (en) * 2010-08-09 2015-06-23 Sandisk Semiconductor (Shanghai) Co., Ltd. Extrinsic gettering on semiconductor devices
US9202872B2 (en) 2006-04-07 2015-12-01 Sixpoint Materials, Inc. Method of growing group III nitride crystals
CN105666309A (en) * 2016-01-29 2016-06-15 柳州市安龙机械设备有限公司 Finish machining method of hard alloy workpiece
US9518340B2 (en) 2006-04-07 2016-12-13 Sixpoint Materials, Inc. Method of growing group III nitride crystals
US10024809B2 (en) 2006-04-07 2018-07-17 Sixpoint Materials, Inc. Group III nitride wafers and fabrication method and testing method
WO2018190780A1 (en) * 2017-04-12 2018-10-18 Ozyegin Universitesi Chemical mechanical planarization of gallium nitride

Families Citing this family (181)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5679152A (en) * 1994-01-27 1997-10-21 Advanced Technology Materials, Inc. Method of making a single crystals Ga*N article
US20040134873A1 (en) * 1996-07-25 2004-07-15 Li Yao Abrasive-free chemical mechanical polishing composition and polishing process containing same
US6596079B1 (en) * 2000-03-13 2003-07-22 Advanced Technology Materials, Inc. III-V nitride substrate boule and method of making and using the same
MY141883A (en) * 2001-06-06 2010-07-16 Ammono Sp Zoo Process and apparatus for obtaining bulk mono-crystalline gallium-containing nitride
US6488767B1 (en) * 2001-06-08 2002-12-03 Advanced Technology Materials, Inc. High surface quality GaN wafer and method of fabricating same
US7067849B2 (en) 2001-07-17 2006-06-27 Lg Electronics Inc. Diode having high brightness and method thereof
JP2003063897A (en) * 2001-08-28 2003-03-05 Sony Corp Nitride-based iii-v group compound semiconductor substrate and method for producing the same, method for producing light emitting device of semiconductor and method for producing semiconductor device
US6949395B2 (en) * 2001-10-22 2005-09-27 Oriol, Inc. Method of making diode having reflective layer
WO2003035945A2 (en) 2001-10-26 2003-05-01 Ammono Sp. Zo.O. Substrate for epitaxy
WO2003043150A1 (en) * 2001-10-26 2003-05-22 Ammono Sp.Zo.O. Light emitting element structure using nitride bulk single crystal layer
US7148520B2 (en) 2001-10-26 2006-12-12 Lg Electronics Inc. Diode having vertical structure and method of manufacturing the same
US8545629B2 (en) 2001-12-24 2013-10-01 Crystal Is, Inc. Method and apparatus for producing large, single-crystals of aluminum nitride
US7638346B2 (en) * 2001-12-24 2009-12-29 Crystal Is, Inc. Nitride semiconductor heterostructures and related methods
US20060005763A1 (en) * 2001-12-24 2006-01-12 Crystal Is, Inc. Method and apparatus for producing large, single-crystals of aluminum nitride
US7091514B2 (en) * 2002-04-15 2006-08-15 The Regents Of The University Of California Non-polar (Al,B,In,Ga)N quantum well and heterostructure materials and devices
US8809867B2 (en) * 2002-04-15 2014-08-19 The Regents Of The University Of California Dislocation reduction in non-polar III-nitride thin films
US20070128844A1 (en) 2003-04-15 2007-06-07 Craven Michael D Non-polar (a1,b,in,ga)n quantum wells
JP2003327497A (en) * 2002-05-13 2003-11-19 Sumitomo Electric Ind Ltd GaN SINGLE CRYSTAL SUBSTRATE, NITRIDE-BASED SEMICONDUCTOR EPITAXIAL SUBSTRATE, NITRIDE-BASED SEMICONDUCTOR DEVICE AND METHOD OF PRODUCING THE SAME
US20060138431A1 (en) 2002-05-17 2006-06-29 Robert Dwilinski Light emitting device structure having nitride bulk single crystal layer
WO2003097906A1 (en) * 2002-05-17 2003-11-27 Ammono Sp.Zo.O. Bulk single crystal production facility employing supercritical ammonia
PL225427B1 (en) * 2002-05-17 2017-04-28 Ammono Spółka Z Ograniczoną Odpowiedzialnością Light emitting element structure having nitride bulk single crystal layer
PL225422B1 (en) * 2002-06-26 2017-04-28 Ammono Spółka Z Ograniczoną Odpowiedzialnością Process for obtaining of bulk monocrystallline gallium-containing nitride
KR100485169B1 (en) * 2002-10-09 2005-04-22 동부아남반도체 주식회사 Method of polishing semiconductor device
WO2004053209A1 (en) * 2002-12-11 2004-06-24 Ammono Sp. Z O.O. A template type substrate and a method of preparing the same
AU2003285767A1 (en) 2002-12-11 2004-06-30 Ammono Sp. Z O.O. Process for obtaining bulk monocrystalline gallium-containing nitride
PL225423B1 (en) * 2002-12-11 2017-04-28 Ammono Spółka Z Ograniczoną Odpowiedzialnością Method of producing substrate standardized with epitaxial layer (template type substrates) from voluminal mono-crystalline nitride containing gallium with surface of high structural quality
US7221037B2 (en) * 2003-01-20 2007-05-22 Matsushita Electric Industrial Co., Ltd. Method of manufacturing group III nitride substrate and semiconductor device
JP4511801B2 (en) * 2003-03-14 2010-07-28 株式会社リコー Group III nitride crystal polishing method, group III nitride crystal and semiconductor device
US20060012011A1 (en) * 2003-06-16 2006-01-19 Seiji Nakahata Mehtod for processing nitride semiconductor crystal surface and nitride semiconductor crystal obtained by such method
US7170095B2 (en) * 2003-07-11 2007-01-30 Cree Inc. Semi-insulating GaN and method of making the same
JP4276020B2 (en) * 2003-08-01 2009-06-10 豊田合成株式会社 Method for producing group III nitride compound semiconductor
EP1679740A4 (en) * 2003-10-27 2009-09-02 Sumitomo Electric Industries Gallium nitride semiconductor substrate and process for producing the same
JP4534631B2 (en) * 2003-10-31 2010-09-01 住友電気工業株式会社 Method for producing group III nitride crystal
US7276779B2 (en) 2003-11-04 2007-10-02 Hitachi Cable, Ltd. III-V group nitride system semiconductor substrate
US7323256B2 (en) 2003-11-13 2008-01-29 Cree, Inc. Large area, uniformly low dislocation density GaN substrate and process for making the same
DE102004010379A1 (en) * 2004-03-03 2005-09-22 Schott Ag Process for the production of wafers with low-defect surfaces, the use of such wafers and electronic components obtained therefrom
JPWO2005099057A1 (en) * 2004-03-31 2008-03-06 日本電気株式会社 Nitride semiconductor light emitting device wafer, manufacturing method thereof, and nitride semiconductor light emitting device obtained from the wafer
US20080261401A1 (en) * 2004-04-08 2008-10-23 Ii-Vi Incorporated Chemical-Mechanical Polishing of Sic Surfaces Using Hydrogen Peroxide or Ozonated Water Solutions in Combination with Colloidal Abrasive
KR100718188B1 (en) * 2004-05-07 2007-05-15 삼성코닝 주식회사 Non-polar single crystalline a-plane nitride semiconductor wafer and preparation thereof
JP5116305B2 (en) * 2004-05-11 2013-01-09 ニッタ・ハース株式会社 Polishing composition and substrate polishing method
US7956360B2 (en) * 2004-06-03 2011-06-07 The Regents Of The University Of California Growth of planar reduced dislocation density M-plane gallium nitride by hydride vapor phase epitaxy
EP1605498A1 (en) * 2004-06-11 2005-12-14 S.O.I. Tec Silicon on Insulator Technologies S.A. A method of manufacturing a semiconductor wafer
US8398767B2 (en) * 2004-06-11 2013-03-19 Ammono S.A. Bulk mono-crystalline gallium-containing nitride and its application
PL371405A1 (en) 2004-11-26 2006-05-29 Ammono Sp.Z O.O. Method for manufacture of volumetric monocrystals by their growth on crystal nucleus
US7313965B2 (en) * 2004-12-27 2008-01-01 General Electric Company High-temperature pressure sensor
US7527742B2 (en) * 2005-06-27 2009-05-05 Momentive Performance Materials Inc. Etchant, method of etching, laminate formed thereby, and device
JP2006261649A (en) * 2005-02-21 2006-09-28 Mitsubishi Chemicals Corp Nitride semiconductor material and method of manufacturing nitride semiconductor crystal
KR20070110041A (en) * 2005-02-21 2007-11-15 미쓰비시 가가꾸 가부시키가이샤 Nitride semiconductor material and method for manufacturing nitride semiconductor crystal
JP4849296B2 (en) * 2005-04-11 2012-01-11 日立電線株式会社 GaN substrate
JP4792802B2 (en) * 2005-04-26 2011-10-12 住友電気工業株式会社 Surface treatment method of group III nitride crystal
DE102005021099A1 (en) * 2005-05-06 2006-12-07 Universität Ulm GaN layers
JP2006352075A (en) * 2005-05-17 2006-12-28 Sumitomo Electric Ind Ltd Cleaning method and manufacturing method for nitride compound semiconductor, and compound semiconductor, and board
US20110018105A1 (en) * 2005-05-17 2011-01-27 Sumitomo Electric Industries, Ltd. Nitride-based compound semiconductor device, compound semiconductor device, and method of producing the devices
US20060288929A1 (en) * 2005-06-10 2006-12-28 Crystal Is, Inc. Polar surface preparation of nitride substrates
JP4363368B2 (en) * 2005-06-13 2009-11-11 住友電気工業株式会社 Method for evaluating damage to compound semiconductor member, and method for producing compound semiconductor member
US8771552B2 (en) 2005-06-23 2014-07-08 Sumitomo Electric Industries, Ltd. Group III nitride crystal substrate, epilayer-containing group III nitride crystal substrate, semiconductor device and method of manufacturing the same
JP4277826B2 (en) 2005-06-23 2009-06-10 住友電気工業株式会社 Nitride crystal, nitride crystal substrate, nitride crystal substrate with epi layer, and semiconductor device and method for manufacturing the same
JP4518209B1 (en) 2009-09-07 2010-08-04 住友電気工業株式会社 Group III nitride crystal substrate, group III nitride crystal substrate with epi layer, and semiconductor device and method for manufacturing the same
US9708735B2 (en) 2005-06-23 2017-07-18 Sumitomo Electric Industries, Ltd. Group III nitride crystal substrate, epilayer-containing group III nitride crystal substrate, semiconductor device and method of manufacturing the same
US20090029631A1 (en) * 2005-09-23 2009-01-29 General Electric Mitigation of stress corrosion and fatigue by surface conditioning
JP2009517329A (en) 2005-11-28 2009-04-30 クリスタル・イズ,インコーポレイテッド Low defect large aluminum nitride crystal and method for producing the same
US7641735B2 (en) * 2005-12-02 2010-01-05 Crystal Is, Inc. Doped aluminum nitride crystals and methods of making them
JP4696886B2 (en) * 2005-12-08 2011-06-08 日立電線株式会社 Method for manufacturing self-supporting gallium nitride single crystal substrate and method for manufacturing nitride semiconductor device
US7777217B2 (en) * 2005-12-12 2010-08-17 Kyma Technologies, Inc. Inclusion-free uniform semi-insulating group III nitride substrate and methods for making same
EP2007933B1 (en) * 2006-03-30 2017-05-10 Crystal Is, Inc. Methods for controllable doping of aluminum nitride bulk crystals
US9034103B2 (en) 2006-03-30 2015-05-19 Crystal Is, Inc. Aluminum nitride bulk crystals having high transparency to ultraviolet light and methods of forming them
JP2008010835A (en) * 2006-05-31 2008-01-17 Sumitomo Electric Ind Ltd Surface treating method of nitride crystal, nitride crystal substrate, nitride crystal substrate with epitaxial layer, semiconductor device, and manufacturing method of nitride crystal substrate with epitaxial layer and semiconductor device
JP2008042157A (en) * 2006-07-12 2008-02-21 Sumitomo Electric Ind Ltd Method of manufacturing group iii nitride substrate and group iii nitride substrate
TWI452617B (en) * 2006-07-26 2014-09-11 Freiberger Compound Mat Gmbh Process for smoothening iii-n substrates
US7674639B2 (en) * 2006-08-14 2010-03-09 Bridgelux, Inc GaN based LED with etched exposed surface for improved light extraction efficiency and method for making the same
US7678700B2 (en) * 2006-09-05 2010-03-16 Cabot Microelectronics Corporation Silicon carbide polishing method utilizing water-soluble oxidizers
JP2008066355A (en) * 2006-09-05 2008-03-21 Sumitomo Electric Ind Ltd Manufacturing method of group iii nitride substrate, group iii nitride substrate, group iii nitride substrate with epitaxial layer, group iii nitride device, manufacturing method of group iii nitride substrate with epitaxial layer, and manufacturing method of group iii nitride device
US7998866B2 (en) * 2006-09-05 2011-08-16 Cabot Microelectronics Corporation Silicon carbide polishing method utilizing water-soluble oxidizers
US8323406B2 (en) * 2007-01-17 2012-12-04 Crystal Is, Inc. Defect reduction in seeded aluminum nitride crystal growth
US9771666B2 (en) 2007-01-17 2017-09-26 Crystal Is, Inc. Defect reduction in seeded aluminum nitride crystal growth
JP4321595B2 (en) * 2007-01-23 2009-08-26 住友電気工業株式会社 Method for producing group III-V compound semiconductor substrate
CN101652832B (en) * 2007-01-26 2011-06-22 晶体公司 Thick pseudomorphic nitride epitaxial layers
US8080833B2 (en) 2007-01-26 2011-12-20 Crystal Is, Inc. Thick pseudomorphic nitride epitaxial layers
JP2008285364A (en) * 2007-05-17 2008-11-27 Sumitomo Electric Ind Ltd GaN SUBSTRATE, AND EPITAXIAL SUBSTRATE AND SEMICONDUCTOR LIGHT-EMITTING ELEMENT USING THE SAME
US8088220B2 (en) * 2007-05-24 2012-01-03 Crystal Is, Inc. Deep-eutectic melt growth of nitride crystals
KR100850519B1 (en) * 2007-06-28 2008-08-05 주식회사 에스앤에스텍 Process method of gray tone blankmask
US20100213576A1 (en) * 2007-10-09 2010-08-26 Panasonic Corporation Method for producing group iii nitride crystal substrate, group iii nitride crystal substrate, and semiconductor device using group iii nitride crystal substrate
US7824929B2 (en) * 2007-10-22 2010-11-02 Toyoda Gosei Co., Ltd. Method for producing group III nitride-based compound semiconductor
JP5575372B2 (en) 2008-03-04 2014-08-20 日立金属株式会社 Gallium nitride substrate
US7781780B2 (en) * 2008-03-31 2010-08-24 Bridgelux, Inc. Light emitting diodes with smooth surface for reflective electrode
US8664747B2 (en) * 2008-04-28 2014-03-04 Toshiba Techno Center Inc. Trenched substrate for crystal growth and wafer bonding
US20100075107A1 (en) * 2008-05-28 2010-03-25 The Regents Of The University Of California Hexagonal wurtzite single crystal and hexagonal wurtzite single crystal substrate
JP5108641B2 (en) * 2008-06-12 2012-12-26 住友電気工業株式会社 GaN single crystal substrate, nitride semiconductor epitaxial substrate, and nitride semiconductor device
US9404197B2 (en) * 2008-07-07 2016-08-02 Soraa, Inc. Large area, low-defect gallium-containing nitride crystals, method of making, and method of use
US8878230B2 (en) * 2010-03-11 2014-11-04 Soraa, Inc. Semi-insulating group III metal nitride and method of manufacture
US9589792B2 (en) 2012-11-26 2017-03-07 Soraa, Inc. High quality group-III metal nitride crystals, methods of making, and methods of use
JP2009124160A (en) * 2008-12-26 2009-06-04 Sumitomo Electric Ind Ltd Nitride crystal and method for manufacturing nitride crystalline substrate with epitaxial layer
JP4305574B1 (en) 2009-01-14 2009-07-29 住友電気工業株式会社 Group III nitride substrate, semiconductor device including the same, and method of manufacturing surface-treated group III nitride substrate
JP4333820B1 (en) * 2009-01-19 2009-09-16 住友電気工業株式会社 Compound semiconductor substrate
JP5434111B2 (en) * 2009-02-06 2014-03-05 三菱化学株式会社 Manufacturing method of free-standing substrate
EP2404312A4 (en) * 2009-03-02 2013-10-02 Univ California DEVICES GROWN ON NONPOLAR OR SEMIPOLAR (Ga,Al,In,B)N SUBSTRATES
US8980113B2 (en) * 2009-03-13 2015-03-17 Saint-Gobain Ceramics & Plastics, Inc. Chemical mechanical planarization using nanodiamond
KR101041964B1 (en) * 2009-04-22 2011-06-16 김정호 Fishing prop
JP4787891B2 (en) * 2009-06-09 2011-10-05 住友電気工業株式会社 Group III nitride crystal substrate for epitaxial layer formation, group III nitride crystal substrate with epitaxial layer, and semiconductor device
US8207547B2 (en) 2009-06-10 2012-06-26 Brudgelux, Inc. Thin-film LED with P and N contacts electrically isolated from the substrate
US20100314551A1 (en) * 2009-06-11 2010-12-16 Bettles Timothy J In-line Fluid Treatment by UV Radiation
TWI405409B (en) * 2009-08-27 2013-08-11 Novatek Microelectronics Corp Low voltage differential signal output stage
US9293667B2 (en) 2010-08-19 2016-03-22 Soraa, Inc. System and method for selected pump LEDs with multiple phosphors
US8933644B2 (en) 2009-09-18 2015-01-13 Soraa, Inc. LED lamps with improved quality of light
US8525221B2 (en) 2009-11-25 2013-09-03 Toshiba Techno Center, Inc. LED with improved injection efficiency
JP4835749B2 (en) 2009-12-18 2011-12-14 住友電気工業株式会社 Group III nitride crystal substrate, group III nitride crystal substrate with epi layer, and semiconductor device and method for manufacturing the same
US8740413B1 (en) 2010-02-03 2014-06-03 Soraa, Inc. System and method for providing color light sources in proximity to predetermined wavelength conversion structures
US10147850B1 (en) 2010-02-03 2018-12-04 Soraa, Inc. System and method for providing color light sources in proximity to predetermined wavelength conversion structures
US8905588B2 (en) 2010-02-03 2014-12-09 Sorra, Inc. System and method for providing color light sources in proximity to predetermined wavelength conversion structures
US9564320B2 (en) 2010-06-18 2017-02-07 Soraa, Inc. Large area nitride crystal and method for making it
CN105951177B (en) 2010-06-30 2018-11-02 晶体公司 Use the growth for the bulk aluminum nitride single crystal that thermal gradient controls
CN102412136B (en) * 2011-05-13 2014-03-12 上海华力微电子有限公司 Chemical mechanical polishing apparatus for eliminating protuberance of metal surface and method thereof
JP5195966B2 (en) * 2011-06-20 2013-05-15 住友電気工業株式会社 Polishing method of GaN substrate
US8395165B2 (en) 2011-07-08 2013-03-12 Bridelux, Inc. Laterally contacted blue LED with superlattice current spreading layer
US8962359B2 (en) 2011-07-19 2015-02-24 Crystal Is, Inc. Photon extraction from nitride ultraviolet light-emitting devices
US20130026480A1 (en) 2011-07-25 2013-01-31 Bridgelux, Inc. Nucleation of Aluminum Nitride on a Silicon Substrate Using an Ammonia Preflow
US8916906B2 (en) 2011-07-29 2014-12-23 Kabushiki Kaisha Toshiba Boron-containing buffer layer for growing gallium nitride on silicon
US9343641B2 (en) 2011-08-02 2016-05-17 Manutius Ip, Inc. Non-reactive barrier metal for eutectic bonding process
US9142743B2 (en) 2011-08-02 2015-09-22 Kabushiki Kaisha Toshiba High temperature gold-free wafer bonding for light emitting diodes
US8865565B2 (en) 2011-08-02 2014-10-21 Kabushiki Kaisha Toshiba LED having a low defect N-type layer that has grown on a silicon substrate
US9012939B2 (en) 2011-08-02 2015-04-21 Kabushiki Kaisha Toshiba N-type gallium-nitride layer having multiple conductive intervening layers
US20130032810A1 (en) 2011-08-03 2013-02-07 Bridgelux, Inc. Led on silicon substrate using zinc-sulfide as buffer layer
US8564010B2 (en) 2011-08-04 2013-10-22 Toshiba Techno Center Inc. Distributed current blocking structures for light emitting diodes
EP2743968A4 (en) 2011-08-09 2015-03-18 Fujimi Inc Composition for polishing compound semiconductor
US8624482B2 (en) 2011-09-01 2014-01-07 Toshiba Techno Center Inc. Distributed bragg reflector for reflecting light of multiple wavelengths from an LED
US8669585B1 (en) 2011-09-03 2014-03-11 Toshiba Techno Center Inc. LED that has bounding silicon-doped regions on either side of a strain release layer
US8558247B2 (en) 2011-09-06 2013-10-15 Toshiba Techno Center Inc. GaN LEDs with improved area and method for making the same
US8686430B2 (en) 2011-09-07 2014-04-01 Toshiba Techno Center Inc. Buffer layer for GaN-on-Si LED
JP2012054563A (en) * 2011-09-12 2012-03-15 Sumitomo Electric Ind Ltd Nitride crystal and method for manufacturing nitride crystal substrate with epitaxial layer
US20130082274A1 (en) 2011-09-29 2013-04-04 Bridgelux, Inc. Light emitting devices having dislocation density maintaining buffer layers
US9178114B2 (en) 2011-09-29 2015-11-03 Manutius Ip, Inc. P-type doping layers for use with light emitting devices
US8853668B2 (en) 2011-09-29 2014-10-07 Kabushiki Kaisha Toshiba Light emitting regions for use with light emitting devices
US9012921B2 (en) 2011-09-29 2015-04-21 Kabushiki Kaisha Toshiba Light emitting devices having light coupling layers
US8664679B2 (en) 2011-09-29 2014-03-04 Toshiba Techno Center Inc. Light emitting devices having light coupling layers with recessed electrodes
US8698163B2 (en) 2011-09-29 2014-04-15 Toshiba Techno Center Inc. P-type doping layers for use with light emitting devices
CN103959437B (en) * 2011-09-30 2017-08-01 圣戈班晶体及检测公司 III V races backing material with specific crystalline characteristics and preparation method thereof
US8552465B2 (en) 2011-11-09 2013-10-08 Toshiba Techno Center Inc. Method for reducing stress in epitaxial growth
US8581267B2 (en) 2011-11-09 2013-11-12 Toshiba Techno Center Inc. Series connected segmented LED
US9000389B2 (en) * 2011-11-22 2015-04-07 General Electric Company Radiation detectors and methods of fabricating radiation detectors
JP2013159531A (en) * 2012-02-07 2013-08-19 Panasonic Liquid Crystal Display Co Ltd Method for manufacturing liquid crystal display element
JP5900079B2 (en) * 2012-03-23 2016-04-06 三菱化学株式会社 Polishing slurry, manufacturing method thereof, and manufacturing method of group 13 nitride substrate
US9275912B1 (en) 2012-08-30 2016-03-01 Soraa, Inc. Method for quantification of extended defects in gallium-containing nitride crystals
US9299555B1 (en) 2012-09-28 2016-03-29 Soraa, Inc. Ultrapure mineralizers and methods for nitride crystal growth
US9917004B2 (en) 2012-10-12 2018-03-13 Sumitomo Electric Industries, Ltd. Group III nitride composite substrate and method for manufacturing the same, and method for manufacturing group III nitride semiconductor device
JP2013126939A (en) * 2012-12-14 2013-06-27 Hitachi Cable Ltd Group iii nitride semiconductor substrate
WO2014113617A1 (en) 2013-01-21 2014-07-24 Innovative Finishes LLC Refurbished component, electronic device including the same, and method of refurbishing a component of an electronic device
CN105144345B (en) 2013-03-15 2018-05-08 晶体公司 With the counterfeit plane contact with electronics and photoelectric device
JP2014192307A (en) * 2013-03-27 2014-10-06 Disco Abrasive Syst Ltd Flatness processing method of sapphire substrate
CN104246987B (en) 2013-03-29 2017-10-13 日本碍子株式会社 The processing method of group III-nitride substrate and the manufacture method of epitaxial substrate
JP2016524326A (en) * 2013-05-15 2016-08-12 ビーエーエスエフ ソシエタス・ヨーロピアBasf Se Chemical mechanical polishing composition comprising N, N, N ', N'-tetrakis- (2-hydroxypropyl) -ethylenediamine or methanesulfonic acid
US20160075594A1 (en) * 2013-05-17 2016-03-17 Innovative Finishes LLC Refurbishing a component of an electronic device
CN103311181B (en) * 2013-06-03 2016-02-03 上海华力微电子有限公司 Improve the method for metal level-insulating medium layer-metal level mismatch parameter
EP3315639A1 (en) 2013-08-08 2018-05-02 Mitsubishi Chemical Corporation Self-standing gan substrate, gan crystal, method for producing gan single crystal, and method for producing semiconductor device
US9574287B2 (en) 2013-09-26 2017-02-21 Globalfoundries Inc. Gallium nitride material and device deposition on graphene terminated wafer and method of forming the same
JP6477501B2 (en) * 2014-01-17 2019-03-06 三菱ケミカル株式会社 GaN substrate, GaN substrate manufacturing method, GaN crystal manufacturing method, and semiconductor device manufacturing method
CN104810270A (en) * 2014-01-28 2015-07-29 中芯国际集成电路制造(上海)有限公司 Grinding method
JP6179418B2 (en) * 2014-02-13 2017-08-16 三菱ケミカル株式会社 Manufacturing method of nitride semiconductor substrate
CN103915320A (en) * 2014-04-22 2014-07-09 西安神光皓瑞光电科技有限公司 Method improving crystalline quality through buffering layer of chemical treatment
JP6013410B2 (en) * 2014-08-07 2016-10-25 株式会社タムラ製作所 Ga2O3 single crystal substrate
JP6337686B2 (en) * 2014-08-21 2018-06-06 三菱ケミカル株式会社 GaN substrate and method of manufacturing GaN substrate
JP6461593B2 (en) * 2014-12-24 2019-01-30 一般財団法人ファインセラミックスセンター Nitride semiconductor substrate etching method and nitride semiconductor film forming method
US9368415B1 (en) * 2015-02-25 2016-06-14 International Business Machines Corporation Non-destructive, wafer scale method to evaluate defect density in heterogeneous epitaxial layers
CN104975343B (en) * 2015-06-04 2017-08-25 哈尔滨工业大学 The method that diamond seed quality is improved using hydrogen plasma multiple etching/anneal cycles technique
CN105154968A (en) * 2015-06-18 2015-12-16 江苏苏创光学器材有限公司 Preparation method for sapphire LED filament substrate
JP6688109B2 (en) * 2016-02-25 2020-04-28 日本碍子株式会社 Surface emitting device, external cavity type vertical surface emitting laser, and method for manufacturing surface emitting device
CN109715751A (en) 2016-09-23 2019-05-03 圣戈本陶瓷及塑料股份有限公司 Chemical-mechanical planarization sizing agent and forming method thereof
US10249786B2 (en) * 2016-11-29 2019-04-02 Palo Alto Research Center Incorporated Thin film and substrate-removed group III-nitride based devices and method
CN106601607B (en) * 2016-12-16 2019-08-13 镓特半导体科技(上海)有限公司 Laser assisted gallium nitride cmp method
JP6629252B2 (en) * 2017-02-01 2020-01-15 株式会社東芝 Method for manufacturing semiconductor device
WO2020033889A1 (en) 2018-08-10 2020-02-13 Saint-Gobain Ceramics & Plastics, Inc. Composition including a plurality of abrasive particles and method of using same
US11466384B2 (en) 2019-01-08 2022-10-11 Slt Technologies, Inc. Method of forming a high quality group-III metal nitride boule or wafer using a patterned substrate
US11721549B2 (en) 2020-02-11 2023-08-08 Slt Technologies, Inc. Large area group III nitride crystals and substrates, methods of making, and methods of use
US11705322B2 (en) 2020-02-11 2023-07-18 Slt Technologies, Inc. Group III nitride substrate, method of making, and method of use
CN111223771A (en) * 2020-03-10 2020-06-02 江苏丽隽功率半导体有限公司 Method for thinning vertical silicon-based gallium nitride power device
CN112259451B (en) * 2020-09-22 2022-11-29 山东天岳先进科技股份有限公司 Dislocation identification method of silicon carbide wafer, silicon carbide wafer and application
WO2022079939A1 (en) 2020-10-14 2022-04-21 日本碍子株式会社 Group iii nitride semiconductor substrate
CN114902802A (en) 2020-11-25 2022-08-12 株式会社奥瑟实验室 Electrode heating element, electrode heating equipment comprising same and anti-creeping control method suitable for same
CN113206011A (en) * 2021-03-18 2021-08-03 中国科学院微电子研究所 Processing method and device for reducing optical waveguide loss
CN113201285A (en) * 2021-04-29 2021-08-03 安徽应友光电科技有限公司 Precise grinding fluid for back plate of CVD (chemical vapor deposition) equipment, preparation process and processing method
WO2024004576A1 (en) * 2022-06-28 2024-01-04 パナソニックホールディングス株式会社 Group iii nitride substrate and manufacturing method thereof
CN115522263A (en) * 2022-09-30 2022-12-27 中国科学院半导体研究所 Method for controlling III-group indium and V-group arsenic oxides in indium arsenide

Family Cites Families (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4913665B1 (en) 1965-02-23 1974-04-02
JPS5814536A (en) * 1981-07-17 1983-01-27 Matsushita Electric Ind Co Ltd Treating method for surface of chemical compound semiconductor
JPH0767666B2 (en) * 1986-09-29 1995-07-26 日産化学工業株式会社 Group III-V compound semiconductor polishing agent
JP2809692B2 (en) * 1989-04-28 1998-10-15 株式会社東芝 Semiconductor light emitting device and method of manufacturing the same
JP2850254B2 (en) * 1989-09-27 1999-01-27 株式会社フジミインコーポレーテッド Abrasive composition
JPH04118919A (en) * 1990-09-10 1992-04-20 Nippon Telegr & Teleph Corp <Ntt> Surface treatment method of crystal
JPH06302562A (en) * 1991-12-17 1994-10-28 Res Dev Corp Of Japan Fine-processing method of compound semiconductor substrate
JPH0697072A (en) * 1992-09-14 1994-04-08 Hikari Gijutsu Kenkyu Kaihatsu Kk Compound semiconductor substrate and its manufacture
JP2585963B2 (en) * 1993-12-10 1997-02-26 日本エクシード株式会社 Polishing liquid for compound semiconductor and method for polishing compound semiconductor using the same
US6440823B1 (en) * 1994-01-27 2002-08-27 Advanced Technology Materials, Inc. Low defect density (Ga, Al, In)N and HVPE process for making same
US5679152A (en) 1994-01-27 1997-10-21 Advanced Technology Materials, Inc. Method of making a single crystals Ga*N article
US5679153A (en) 1994-11-30 1997-10-21 Cree Research, Inc. Method for reducing micropipe formation in the epitaxial growth of silicon carbide and resulting silicon carbide structures
JP2795226B2 (en) * 1995-07-27 1998-09-10 日本電気株式会社 Semiconductor light emitting device and method of manufacturing the same
JP3521614B2 (en) 1996-05-15 2004-04-19 株式会社神戸製鋼所 Polishing liquid composition for silicon
US5664990A (en) 1996-07-29 1997-09-09 Integrated Process Equipment Corp. Slurry recycling in CMP apparatus
JPH1036816A (en) * 1996-07-29 1998-02-10 Sony Corp Chemical machine polishing particle and chemical machine polishing method
JP3090057B2 (en) * 1996-08-07 2000-09-18 昭和電工株式会社 Short wavelength light emitting device
US5895583A (en) 1996-11-20 1999-04-20 Northrop Grumman Corporation Method of preparing silicon carbide wafers for epitaxial growth
JP3721674B2 (en) * 1996-12-05 2005-11-30 ソニー株式会社 Method for producing nitride III-V compound semiconductor substrate
PL184902B1 (en) * 1997-04-04 2003-01-31 Centrum Badan Wysokocisnieniowych Pan Method of removing roughness and strongly defective areas from surface of gan and ga1-x-y-alxinyn crystals and epitaxial layers
US6027988A (en) 1997-05-28 2000-02-22 The Regents Of The University Of California Method of separating films from bulk substrates by plasma immersion ion implantation
JP3813740B2 (en) 1997-07-11 2006-08-23 Tdk株式会社 Substrates for electronic devices
GB2343550A (en) * 1997-07-29 2000-05-10 Silicon Genesis Corp Cluster tool method and apparatus using plasma immersion ion implantation
JP4183787B2 (en) * 1997-11-28 2008-11-19 Tdk株式会社 Manufacturing method of substrate for electronic device
DE19802977A1 (en) * 1998-01-27 1999-07-29 Forschungszentrum Juelich Gmbh Single crystal layer production on a non-lattice-matched single crystal substrate in microelectronic or optoelectronics component manufacture
JPH11233391A (en) 1998-02-12 1999-08-27 Nippon Telegr & Teleph Corp <Ntt> Crystalline substrate, semiconductor device using the same and manufacture of the semiconductor device
JPH11260774A (en) * 1998-03-13 1999-09-24 Mitsubishi Materials Silicon Corp Manufacture of laminated substrate
JP4260276B2 (en) * 1998-03-27 2009-04-30 シャープ株式会社 Semiconductor device and manufacturing method thereof
JPH11320349A (en) * 1998-05-11 1999-11-24 Tdk Corp Polishing method
US6218280B1 (en) * 1998-06-18 2001-04-17 University Of Florida Method and apparatus for producing group-III nitrides
US6294475B1 (en) * 1998-06-23 2001-09-25 Trustees Of Boston University Crystallographic wet chemical etching of III-nitride material
JP3976294B2 (en) * 1998-06-26 2007-09-12 シャープ株式会社 Method for manufacturing nitride-based compound semiconductor light-emitting device
KR100277968B1 (en) * 1998-09-23 2001-03-02 구자홍 Gallium nitride substrate manufacturing method
WO2000033388A1 (en) * 1998-11-24 2000-06-08 Massachusetts Institute Of Technology METHOD OF PRODUCING DEVICE QUALITY (Al)InGaP ALLOYS ON LATTICE-MISMATCHED SUBSTRATES
US6280523B1 (en) * 1999-02-05 2001-08-28 Lumileds Lighting, U.S., Llc Thickness tailoring of wafer bonded AlxGayInzN structures by laser melting
JP3658756B2 (en) * 1999-03-01 2005-06-08 住友電気工業株式会社 Method for producing compound semiconductor
US6656018B1 (en) 1999-04-13 2003-12-02 Freudenberg Nonwovens Limited Partnership Polishing pads useful in chemical mechanical polishing of substrates in the presence of a slurry containing abrasive particles
JP2001044126A (en) * 1999-08-02 2001-02-16 Hitachi Cable Ltd Nitride-based compound semiconductor wafer, nitride- based compound semiconductor element and growth of nitride-based compound semiconductor crystal
JP3733008B2 (en) * 1999-09-08 2006-01-11 シャープ株式会社 III-N compound semiconductor device
JP4424840B2 (en) * 1999-09-08 2010-03-03 シャープ株式会社 III-N compound semiconductor device
US6265322B1 (en) * 1999-09-21 2001-07-24 Agere Systems Guardian Corp. Selective growth process for group III-nitride-based semiconductors
JP4145437B2 (en) * 1999-09-28 2008-09-03 住友電気工業株式会社 Single crystal GaN crystal growth method, single crystal GaN substrate manufacturing method, and single crystal GaN substrate
CN1113113C (en) * 1999-09-28 2003-07-02 中国科学院半导体研究所 Process for growing gallium nitride and its compound film
JP2001144014A (en) * 1999-11-17 2001-05-25 Ngk Insulators Ltd Substrate for epitaxial growth and its manufacturing method
US6334880B1 (en) * 1999-12-07 2002-01-01 Silbond Corporation Abrasive media and aqueous slurries for chemical mechanical polishing and planarization
US6596079B1 (en) * 2000-03-13 2003-07-22 Advanced Technology Materials, Inc. III-V nitride substrate boule and method of making and using the same
US6806508B2 (en) * 2001-04-20 2004-10-19 General Electic Company Homoepitaxial gallium nitride based photodetector and method of producing
US6498113B1 (en) * 2001-06-04 2002-12-24 Cbl Technologies, Inc. Free standing substrates by laser-induced decoherency and regrowth
US6488767B1 (en) * 2001-06-08 2002-12-03 Advanced Technology Materials, Inc. High surface quality GaN wafer and method of fabricating same
US7323256B2 (en) * 2003-11-13 2008-01-29 Cree, Inc. Large area, uniformly low dislocation density GaN substrate and process for making the same

Cited By (73)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050173715A1 (en) * 2003-03-05 2005-08-11 Takashi Kyono Nitride semiconductor devices and method of their manufacture
EP1601009A4 (en) * 2003-03-05 2010-07-14 Sumitomo Electric Industries Nitride semiconductor device and method for manufacturing same
US7781314B2 (en) 2003-03-05 2010-08-24 Sumitomo Electric Industries, Ltd. Nitride semiconductor device manufacturing method
US20080132044A1 (en) * 2003-03-05 2008-06-05 Sumitomo Electric Industries, Ltd. Nitride Semiconductor Device Manufacturing Method
WO2004079803A1 (en) 2003-03-05 2004-09-16 Sumitomo Electric Industries, Ltd. Nitride semiconductor device and method for manufacturing same
EP1601009A1 (en) * 2003-03-05 2005-11-30 Neomax Co., Ltd. Nitride semiconductor device and method for manufacturing same
US7786488B2 (en) 2003-05-06 2010-08-31 Sumitomo Electric Industries, Ltd. Nitride semiconductor wafer and method of processing nitride semiconductor wafer
US20050145879A1 (en) * 2003-05-06 2005-07-07 Sumitomo Electric Industries, Ltd. Nitride semiconductor wafer and method of processing nitride semiconductor wafer
EP1475826A2 (en) * 2003-05-06 2004-11-10 Sumitomo Electric Industries, Ltd. Nitride semiconductor wafer and method of processing nitride semiconductor wafer
US20040221799A1 (en) * 2003-05-06 2004-11-11 Sumitomo Electric Industries, Ltd. Nitride semiconductor wafer and method of processing nitride semiconductor wafer
US8008165B2 (en) 2003-05-06 2011-08-30 Sumitomo Electric Industries, Ltd. Nitride semiconductor wafer and method of processing nitride semiconductor wafer
US7535082B2 (en) 2003-05-06 2009-05-19 Sumitomo Electric Industries, Ltd. Nitride semiconductor wafer and method of processing nitride semiconductor wafer
CN100416868C (en) * 2003-05-06 2008-09-03 住友电气工业株式会社 Nitride semiconductor wafer and method of processing nitride semiconductor wafer
EP1475826A3 (en) * 2003-05-06 2005-04-27 Sumitomo Electric Industries, Ltd. Nitride semiconductor wafer and method of processing nitride semiconductor wafer
US20100279440A1 (en) * 2003-05-06 2010-11-04 Sumitomo Electric Industries, Ltd. Nitride semiconductor wafer and method of processing nitride semiconductor wafer
US20090250790A1 (en) * 2003-05-06 2009-10-08 Sumitomo Electric Industries, Ltd. Nitride semiconductor wafer and method of processing nitride semiconductor wafer
CN100361323C (en) * 2003-10-03 2008-01-09 住友电气工业株式会社 Nitride semiconductor substrate and method of producing same
EP1528591A2 (en) * 2003-10-30 2005-05-04 Sumitomo Electric Industries, Ltd. Method of manufacturing nitride substrate for semiconductors, and nitride semiconductor substrate
US7229926B2 (en) 2003-10-30 2007-06-12 Sumitomo Electric Industries, Ltd. Method of manufacturing nitride substrate for semiconductors, and nitride semiconductor substrate
EP1528591A3 (en) * 2003-10-30 2007-03-28 Sumitomo Electric Industries, Ltd. Method of manufacturing nitride substrate for semiconductors, and nitride semiconductor substrate
US20050093101A1 (en) * 2003-10-30 2005-05-05 Sumitomo Electric Industries, Ltd. Method of Manufacturing Nitride Substrate for Semiconductors, and Nitride Semiconductor Substrate
US7323719B2 (en) * 2004-11-19 2008-01-29 Hitachi Cable, Ltd. Group III-V nitride series semiconductor substrate and assessment method therefor
CN100372061C (en) * 2004-11-19 2008-02-27 日立电线株式会社 Group iii-v nitride series semiconductor substrate and assessment method therefor
US20060108590A1 (en) * 2004-11-19 2006-05-25 Hitachi Cable, Ltd. Group III-V nitride series semiconductor substrate and assessment method therefor
EP1814149A1 (en) * 2005-01-12 2007-08-01 Sumitomo Electric Industries, Ltd. METHOD FOR ABRASING GaN SUBSTRATE
US20090045410A1 (en) * 2005-01-12 2009-02-19 Sumitomo Electric Industries, Ltd. GaN SUBSTRATE AND SEMICONDUCTOR DEVICE PREPARED BY USING METHOD AND APPARATUS OF POLISHING GaN SUBSTRATE
EP1814149A4 (en) * 2005-01-12 2009-04-29 Sumitomo Electric Industries METHOD FOR ABRASING GaN SUBSTRATE
US20060237732A1 (en) * 2005-04-26 2006-10-26 Sumitomo Electric Industries, Ltd. Light-emitting device, method for making the same, and nitride semiconductor substrate
US7560740B2 (en) * 2005-04-26 2009-07-14 Sumitomo Electric Industries, Ltd. Light-emitting device
US20070228400A1 (en) * 2006-04-03 2007-10-04 Sumitomo Electric Industries, Ltd. GaN crystal substrate
US7825409B2 (en) * 2006-04-03 2010-11-02 Sumitomo Electric Industries, Ltd. GaN crystal substrate
US10156530B2 (en) 2006-04-07 2018-12-18 Sixpoint Materials, Inc. Group III nitride wafers and fabrication method and testing method
US9202872B2 (en) 2006-04-07 2015-12-01 Sixpoint Materials, Inc. Method of growing group III nitride crystals
US10024809B2 (en) 2006-04-07 2018-07-17 Sixpoint Materials, Inc. Group III nitride wafers and fabrication method and testing method
US10316431B2 (en) 2006-04-07 2019-06-11 Sixpoint Materials, Inc. Method of growing group III nitride crystals
US9518340B2 (en) 2006-04-07 2016-12-13 Sixpoint Materials, Inc. Method of growing group III nitride crystals
US9543393B2 (en) 2006-04-07 2017-01-10 Sixpoint Materials, Inc. Group III nitride wafer and its production method
US8921231B2 (en) 2006-04-07 2014-12-30 Sixpoint Materials, Inc. Group III nitride wafer and its production method
US9035429B2 (en) 2006-05-01 2015-05-19 Sumitomo Electric Industries, Ltd. Group III nitride crystal substrate
US20100248478A1 (en) * 2006-05-01 2010-09-30 Sumitomo Electric Industries, Ltd. Method of processing a surface of group iii nitride crystal and group iii nitride crystal substrate
US8338299B2 (en) * 2006-05-01 2012-12-25 Sumitomo Electric Industries, Ltd. Method of processing a surface of group III nitride crystal and group III nitride crystal substrate
US20080023800A1 (en) * 2006-07-26 2008-01-31 Freiberger Compound Materials Gmbh. Process for smoothening III-N substrates
EP3157045A1 (en) * 2006-07-26 2017-04-19 Freiberger Compound Materials GmbH Smoothed iii-n substrates
WO2008011897A1 (en) * 2006-07-26 2008-01-31 Freiberger Compound Materials Gmbh Method for smoothing iii-n substrates
US20100019352A1 (en) * 2006-07-26 2010-01-28 Freiberger Compound Materials Gmbh Process for smoothening iii-n substrates
KR101363316B1 (en) * 2006-07-26 2014-02-14 프라이베르게르 컴파운드 마터리얼스 게엠베하 Method for smoothing iii-n substrates
US7585772B2 (en) 2006-07-26 2009-09-08 Freiberger Compound Materials Gmbh Process for smoothening III-N substrates
US8415766B2 (en) 2006-07-26 2013-04-09 Freiberger Compound Materials Gmbh Process for smoothening III-N substrates
US20110133209A1 (en) * 2006-10-19 2011-06-09 Sumitomo Electric Industries, Ltd. GaN SUBSTRATE, EPITAXIAL LAYER-PROVIDED SUBSTRATE, METHODS OF MANUFACTURING THE SAME, AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
US20100187540A1 (en) * 2006-10-19 2010-07-29 Sumitomo Electric Industries , Ltd. Group iii nitride substrate, epitaxial layer-provided substrate, methods of manufacturing the same, and method of manufacturing semiconductor device
US8283694B2 (en) 2006-10-19 2012-10-09 Sumitomo Electric Industries, Ltd. GaN substrate, epitaxial layer-provided substrate, methods of manufacturing the same, and method of manufacturing semiconductor device
US8101968B2 (en) 2006-10-19 2012-01-24 Sumitomo Electric Industries, Ltd. Group III nitride substrate, epitaxial layer-provided substrate, methods of manufacturing the same, and method of manufacturing semiconductor device
EP2080823A1 (en) * 2006-10-19 2009-07-22 Sumitomo Electric Industries, Ltd. Group iii element nitride substrate, substrate with epitaxial layer, processes for producing these, and process for producing semiconductor element
US7901960B2 (en) 2006-10-19 2011-03-08 Sumitomo Electric Industries, Ltd. Group III nitride substrate, epitaxial layer-provided substrate, methods of manufacturing the same, and method of manufacturing semiconductor device
US20110133207A1 (en) * 2006-10-19 2011-06-09 Sumitomo Electric Industries, Ltd. Group iii nitride substrate, epitaxial layer-provided substrate, methods of manufacturing the same, and method of manufacturing semiconductor device
EP2080823A4 (en) * 2006-10-19 2010-09-29 Sumitomo Electric Industries Group iii element nitride substrate, substrate with epitaxial layer, processes for producing these, and process for producing semiconductor element
EP2175480A4 (en) * 2007-07-19 2012-12-19 Mitsubishi Chem Corp Group iii nitride semiconductor substrate and method for cleaning the same
EP2175480A1 (en) * 2007-07-19 2010-04-14 Mitsubishi Chemical Corporation Group iii nitride semiconductor substrate and method for cleaning the same
US8952494B2 (en) * 2009-09-30 2015-02-10 Sumitomo Electric Industries, Ltd. Group III nitride semiconductor substrate having a sulfide in a surface layer
US8853670B2 (en) 2009-09-30 2014-10-07 Sumitomo Electric Industries, Ltd. III nitride semiconductor substrate, epitaxial substrate, and semiconductor device
US9070828B2 (en) 2009-09-30 2015-06-30 Sumitomo Electric Industries, Ltd. III nitride semiconductor substrate, epitaxial substrate, and semiconductor device
US20120104558A1 (en) * 2009-09-30 2012-05-03 Sumitomo Electric Industries, Ltd. Iii nitride semiconductor substrate, epitaxial substrate, and semiconductor device
US20150137319A1 (en) * 2009-09-30 2015-05-21 Sumitomo Electric Industies, Ltd. Iii nitride semiconductor substrate, epitaxial substrate, and semiconductor device
US9299890B2 (en) * 2009-09-30 2016-03-29 Sumitomo Electric Industries, Ltd. III nitride semiconductor substrate, epitaxial substrate, and semiconductor device
CN102753652A (en) * 2009-10-29 2012-10-24 东友Fine-Chem股份有限公司 Etchant composition
TWI593790B (en) * 2010-03-10 2017-08-01 福吉米股份有限公司 Polishing composition and polishing method using the same
EP2365042A3 (en) * 2010-03-10 2011-12-28 Fujimi Incorporated Polishing composition and polishing method using the same
US20110223840A1 (en) * 2010-03-10 2011-09-15 Fujimi Incorporated Polishing Composition and Polishing Method Using The Same
US9064836B1 (en) * 2010-08-09 2015-06-23 Sandisk Semiconductor (Shanghai) Co., Ltd. Extrinsic gettering on semiconductor devices
WO2014035481A1 (en) * 2012-08-28 2014-03-06 Sixpoint Materials, Inc. Group iii nitride wafer and its production method
CN104781057A (en) * 2012-08-28 2015-07-15 希波特公司 Group III nitride wafer and its production method
CN105666309A (en) * 2016-01-29 2016-06-15 柳州市安龙机械设备有限公司 Finish machining method of hard alloy workpiece
WO2018190780A1 (en) * 2017-04-12 2018-10-18 Ozyegin Universitesi Chemical mechanical planarization of gallium nitride

Also Published As

Publication number Publication date
JP2009164634A (en) 2009-07-23
US20030127041A1 (en) 2003-07-10
JP2004530306A (en) 2004-09-30
JP4909374B2 (en) 2012-04-04
CN1541287A (en) 2004-10-27
CN100465356C (en) 2009-03-04
MY127915A (en) 2006-12-29
JP4350505B2 (en) 2009-10-21
JP6100824B2 (en) 2017-03-22
TWI226391B (en) 2005-01-11
EP2267189B1 (en) 2014-10-29
US6488767B1 (en) 2002-12-03
KR20040028773A (en) 2004-04-03
JP2015164195A (en) 2015-09-10
US20060029832A1 (en) 2006-02-09
EP1404902A1 (en) 2004-04-07
JP2009091235A (en) 2009-04-30
EP1404902A4 (en) 2008-01-23
EP2267189A1 (en) 2010-12-29
JP2012235136A (en) 2012-11-29
JP5624086B2 (en) 2014-11-12
JP5670538B2 (en) 2015-02-18
JP2014042067A (en) 2014-03-06
CN101220244A (en) 2008-07-16
US6951695B2 (en) 2005-10-04
KR100978305B1 (en) 2010-08-26
JP6054282B2 (en) 2016-12-27
KR100959084B1 (en) 2010-05-20
KR20090122496A (en) 2009-11-30
CN101220244B (en) 2011-09-28
EP1404902B1 (en) 2013-03-20
JP5575384B2 (en) 2014-08-20
JP2014042068A (en) 2014-03-06
WO2002101121A1 (en) 2002-12-19

Similar Documents

Publication Publication Date Title
US6488767B1 (en) High surface quality GaN wafer and method of fabricating same
JP2004530306A5 (en)
US7446045B2 (en) Method of manufacturing nitride substrate for semiconductors
JP2009091235A5 (en)
US20060288929A1 (en) Polar surface preparation of nitride substrates

Legal Events

Date Code Title Description
AS Assignment

Owner name: ADVANCED TECHNOLOGY MATERIALS, INC., CONNECTICUT

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:XU, XUEPING;VAUDO, ROBERT P.;REEL/FRAME:011892/0082

Effective date: 20010529

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: CREE, INC., NORTH CAROLINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ADVANCED TECHNOLOGY MATERIALS, INC.;REEL/FRAME:015286/0635

Effective date: 20040331

Owner name: CREE, INC.,NORTH CAROLINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ADVANCED TECHNOLOGY MATERIALS, INC.;REEL/FRAME:015286/0635

Effective date: 20040331

AS Assignment

Owner name: CREE, INC., NORTH CAROLINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ADVANCED TECHNOLOGY MATERIALS, INC.;REEL/FRAME:015098/0384

Effective date: 20040331

Owner name: CREE, INC.,NORTH CAROLINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ADVANCED TECHNOLOGY MATERIALS, INC.;REEL/FRAME:015098/0384

Effective date: 20040331

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: WOLFSPEED, INC., NORTH CAROLINA

Free format text: CHANGE OF NAME;ASSIGNOR:CREE, INC.;REEL/FRAME:057891/0880

Effective date: 20211001