US20020146863A1 - Method of mounting an exposed-pad type of semiconductor device over a printed circuit board - Google Patents
Method of mounting an exposed-pad type of semiconductor device over a printed circuit board Download PDFInfo
- Publication number
- US20020146863A1 US20020146863A1 US09/832,398 US83239801A US2002146863A1 US 20020146863 A1 US20020146863 A1 US 20020146863A1 US 83239801 A US83239801 A US 83239801A US 2002146863 A1 US2002146863 A1 US 2002146863A1
- Authority
- US
- United States
- Prior art keywords
- circuit board
- printed circuit
- pad
- semiconductor device
- over
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
- H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
- H05K1/0206—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10727—Leadless chip carrier [LCC], e.g. chip-modules for cards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10742—Details of leads
- H05K2201/10886—Other details
- H05K2201/10931—Exposed leads, i.e. encapsulation of component partly removed for exposing a part of lead, e.g. for soldering purposes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/20—Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
- H05K2201/2036—Permanent spacer or stand-off in a printed circuit or printed circuit assembly
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/0455—PTH for surface mount device [SMD], e.g. wherein solder flows through the PTH during mounting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3452—Solder masks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
- H05K3/3485—Applying solder paste, slurry or powder
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- This invention relates to semiconductor packaging technology, and more particularly, to a method of mounting an exposed-pad type of semiconductor device, such as a QFN (Quad Flat Non-leaded) package, over a PCB (printed circuit board) through a modified SMT (Surface Mount Technology) process, which can help prevent the problem of floated soldering of the semiconductor device over the PCB.
- QFN Quad Flat Non-leaded
- PCB printed circuit board
- SMT Surface Mount Technology
- An exposed-pad type of semiconductor device is a type of integrated circuit package that is characterized by that the die pad, which is used to mount the packaged chip, is exposed to the bottom outside of the encapsulation body.
- One example of exposed-pad package is QFN (Quad Flat Non-leaded).
- the exposed-pad package is mounted onto a PCB in such a manner that the exposed surface of the die pad is directly soldered to the PCB's ground plane. This can help allow the packaged chip inside the encapsulation body to have a better grounding effect.
- a conventional SMT process for mounting an exposed-pad package over a PCB is illustratively depicted in the following with reference to FIGS. 1 A- 1 E.
- this conventional SMT process is utilized for mounting an exposed-pad package 10 , such as a QFN package, over a PCB 20 .
- the exposed-pad package 10 includes: (i) a leadframe 11 having a die pad 12 and a plurality of electrically-conductive leads 13 ; (ii) a semiconductor chip 14 mounted over the front surface 12 a of the exposed die pad 12 and electrically coupled to the electrically-conductive leads 13 by means of a plurality of bonding wires 15 , and (iii) an encapsulation body 16 for encapsulating the semiconductor chip 14 and the leadframe 11 while exposing the back surface 12 b of the die pad 12 and the bottom surface 13 b of the electrically-conductive leads 13 to the bottom outside thereof
- the exposed-pad package 10 is so named due to the fact that its electrically-conductive leads 13 are confined within the encapsulation body 16 , rather than extending sidewards beyond the encapsulation body 16 , which can help reduce its layout area on the PCB 20 .
- the PCB 20 includes a substrate 21 , a passivation layer 22 , a ground plane 23 , and a plurality of electrically-conductive fingers 24 on both sides of the ground plane 23 .
- the ground plane 23 is used as a mounting area for the exposed die pad 12 of the exposed-pad package 10 , and which is dimensioned to be substantially equal to the size of the exposed die pad 12 and therefore is significantly greater in area than each one of the electrically-conductive fingers 24 .
- a solder material is pasted over the ground plane 23 and all the electrically-conductive fingers 24 , whereby a wide-area solder lump 31 is formed over the ground plane 23 , while a plurality of small-area solder lumps 32 are formed respectively over the electrically-conductive fingers 24 .
- the wide-area solder lump 31 pasted over the ground plane 23 is substantially leveled in its topmost surface to the small-area solder lumps 32 pasted over the electrically-conductive fingers 24 .
- the exposed-pad package 10 is mounted onto the PCB 20 , with the exposed die pad 12 being aligned to ground plane 23 and the outer leads 13 being aligned respectively to the electrically-conductive fingers 24 (i.e., the exposed surface of the die pad 12 is attached to the wide-area solder lump 31 , while the outer leads 13 of the exposed-pad package 10 are attached respectively to the small-area solder lumps 32 ).
- a solder-reflow process is performed to reflow the wide-area solder lump 31 and all the small-area solder lumps 32 to thereby bond the exposed die pad 12 to the ground plane 23 and meanwhile bond the outer leads 13 respectively to the electrically-conductive fingers 24 .
- solder lumps would become centrally concentrated when melted during the solder-reflow process, resulting in expansion of the thickness thereof and thereby making the solder lumps bulged out. This reflow-incurred bulging height would increase with the area of the pasted solder lump.
- the wide-area solder lump 31 pasted over the ground plane 23 would become more expanded in thickness than the small-area solder lumps 32 pasted over the electrically-conductive fingers 24 , thus undesirably bulging out the exposed-pad package 10 to an elevated position.
- This problem is referred to as floated soldering.
- the outer leads 13 of the exposed-pad package 10 would be lifted to an elevated position, thus being forced to break apart from the electrically-conductive fingers 24 (the broken part of the bonding is indicated by the reference numerals 40 in FIG. 1E), undesirably resulting in failed or unreliable bonding between the outer leads 13 and the electrically-conductive fingers 24 .
- the finished circuit module constructed of the exposed-pad package 10 over the PCB 20 would be thus degraded in quality and reliability.
- the invention proposes a new method for mounting exposed-pad package over PCB.
- a plurality of via holes are formed in the pad-mounting area of the printed circuit board; and a solder material is pasted over the bottom end of each of the via holes.
- a solder-reflow process is performed on the pasted solder material so as to cause the pasted solder material to be wetted to the entire surface of the solder-wettable layer in each of the via holes, thereby allowing the solder material to reflow to the upper end of each of the via holes where the reflowed solder is also wetted to the exposed die pad of the semiconductor device, thereby securely bonding the semiconductor device to the PCB.
- solder material used to bond the semiconductor device to the PCB is reflowed upwards from the bottom surface of the PCB through the via holes to the upper surface of the PCB, it allows the semiconductor device to be securely bonded in position over the PCB.
- the invention can therefore resolve the problem of floated soldering of exposed-pad package over PCB.
- FIGS. 1 A- 1 E are schematic sectional diagrams used to depict a conventional method for mounting an exposed-pad package over a PCB;
- FIGS. 2 A- 2 E are schematic sectional diagrams used to depict the method according to the invention for mounting an exposed-pad package over a PCB.
- FIGS. 2 A- 2 E A preferred embodiment of the method according to the invention for mounting exposed-pad package over PCB is disclosed in fill details in the following with reference to FIGS. 2 A- 2 E.
- the method of the invention is here utilized to mount an exposed-pad type of semiconductor device 100 , such as a QFN package, over a printed circuit board (PCB) 200 .
- an exposed-pad type of semiconductor device 100 such as a QFN package
- PCB printed circuit board
- the semiconductor device 100 includes: (i) a die pad 110 having a front surface 110 a and a back surface 110 b ; (ii) a plurality of leads 120 ; (iii) a semiconductor chip 130 mounted on the front surface 110 a of the die pad 110 ; (iv) a plurality of bonding wires 140 for electrically coupling the semiconductor chip 130 to the leads 120 ; and (v) an encapsulation body 150 for encapsulating the semiconductor chip 130 while exposing the back surface 110 b of the die pad 110 and part of the leads 120 to the outside.
- the PCB 200 has an upper surface 200 a and a bottom surface 200 b , and is predefined with a pad-mounting area 210 and a plurality of I/O contact pads 220 on the upper surface 200 a ; wherein the pad-mounting area 210 is used to mount the exposed die pad 110 of the semiconductor device 100 while the I/O contact pads 220 are used to mount the leads 120 .
- the pad-mounting area 210 of the PCB 200 is formed with a plurality of via holes 211 .
- FIG. 2B shows an enlarged view of the part indicated by the dotted circle in FIG. 2A.
- the PCB 200 includes an upper solder mask 201 over the upper surface 200 a thereof and a bottom solder mask 202 over the bottom surface 200 b thereof.
- a solder-wettable layer 212 such as a layer of plated copper (Cu), is formed over the inner wall of each via hole 211 .
- a solder-pasting process is performed to paste a solder material over each I/O contact pad 220 and also over the bottom end 211 b of each via hole 211 , thereby providing a first solder lump 231 over each I/O contact pad 220 and a second solder lump 232 over the bottom end 211 b of each via hole 211 . Since the solder-pasting process is a conventional technique, detailed steps thereof will not be further described.
- the semiconductor device 100 is mounted over the PCB 200 in such a manner that its exposed die pad 110 is abutted on the pad-mounting area 210 of the PCB 200 , while its exposed lead 120 is aligned to the I/O contact pad 220 and abutted on the first solder lump 231 .
- a solder-reflow process is performed to reflow both the first solder lump 231 and the second solder lump 232 .
- the first solder lump 231 is melted and wetted both to the entire I/O contact pad 220 and the entire lead 120 , thereby bonding the I/O contact pad 220 with the lead 120 ; and meanwhile, the second solder lump 232 is melted and wetted to the entire solder-wettable layer 212 , thereby reflowing vertically upwards through the via hole 211 to reach the upper end 211 a of the via hole 211 where the reflowed second solder lump 232 is further wetted to the exposed back surface 110 b of die pad 110 of the semiconductor device 100 , thereby bonding the semiconductor device 100 to the PCB 200 .
- solder material used to bond the semiconductor device 100 to the PCB 200 is reflowed upwards from the bottom surface 200 b of the PCB 200 through the via holes 211 to the upper surface 200 a of the PCB 200 , it allows the exposed die pad 110 of the semiconductor device 100 to be securely bonded to the PCB 200 .
- the invention can therefore resolve the problem of floated soldering of exposed-pad package over PCB that would otherwise cause undesired positional shift to the mounted device.
- the invention is therefore more advantageous to use than the prior art.
Abstract
A modified SMT (Surface Mount Technology) process is proposed for mounting an exposed-pad type of semiconductor device over a PCB (printed circuit board), which can help prevent the problem of floated soldering of the semiconductor device over the PCB. By this modified SMT process, a plurality of via holes are formed in the pad-mounting area of the printed circuit board; and a solder material is pasted over the bottom end of each of the via holes. As the semiconductor device is mounted in position over the printed circuit board, a solder-reflow process is performed on the pasted solder material so as to cause the pasted solder material to be wetted to the entire surface of the solder-wettable layer in each of the via holes, thereby allowing the solder material to reflow to the upper end of each of the via holes where the reflowed solder is also wetted to the exposed die pad of the semiconductor device, thereby securely bonding the semiconductor device to the PCB.
Description
- 1. Field of the Invention
- This invention relates to semiconductor packaging technology, and more particularly, to a method of mounting an exposed-pad type of semiconductor device, such as a QFN (Quad Flat Non-leaded) package, over a PCB (printed circuit board) through a modified SMT (Surface Mount Technology) process, which can help prevent the problem of floated soldering of the semiconductor device over the PCB.
- 2. Description of Related Art
- An exposed-pad type of semiconductor device is a type of integrated circuit package that is characterized by that the die pad, which is used to mount the packaged chip, is exposed to the bottom outside of the encapsulation body. One example of exposed-pad package is QFN (Quad Flat Non-leaded). During SMT process, the exposed-pad package is mounted onto a PCB in such a manner that the exposed surface of the die pad is directly soldered to the PCB's ground plane. This can help allow the packaged chip inside the encapsulation body to have a better grounding effect. A conventional SMT process for mounting an exposed-pad package over a PCB is illustratively depicted in the following with reference to FIGS.1A-1E.
- Referring first to FIG. 1A and FIG. 1B, this conventional SMT process is utilized for mounting an exposed-
pad package 10, such as a QFN package, over aPCB 20. - The exposed-
pad package 10 includes: (i) aleadframe 11 having adie pad 12 and a plurality of electrically-conductive leads 13; (ii) asemiconductor chip 14 mounted over thefront surface 12 a of the exposeddie pad 12 and electrically coupled to the electrically-conductive leads 13 by means of a plurality ofbonding wires 15, and (iii) anencapsulation body 16 for encapsulating thesemiconductor chip 14 and theleadframe 11 while exposing theback surface 12 b of thedie pad 12 and thebottom surface 13 b of the electrically-conductive leads 13 to the bottom outside thereof The exposed-pad package 10 is so named due to the fact that its electrically-conductive leads 13 are confined within theencapsulation body 16, rather than extending sidewards beyond theencapsulation body 16, which can help reduce its layout area on thePCB 20. - The PCB20 includes a
substrate 21, apassivation layer 22, aground plane 23, and a plurality of electrically-conductive fingers 24 on both sides of theground plane 23. Theground plane 23 is used as a mounting area for the exposeddie pad 12 of the exposed-pad package 10, and which is dimensioned to be substantially equal to the size of the exposeddie pad 12 and therefore is significantly greater in area than each one of the electrically-conductive fingers 24. - Referring further to FIG. 1C, in the next step, a solder material is pasted over the
ground plane 23 and all the electrically-conductive fingers 24, whereby a wide-area solder lump 31 is formed over theground plane 23, while a plurality of small-area solder lumps 32 are formed respectively over the electrically-conductive fingers 24. At this stage, the wide-area solder lump 31 pasted over theground plane 23 is substantially leveled in its topmost surface to the small-area solder lumps 32 pasted over the electrically-conductive fingers 24. - Referring further to FIG. 1D, in the next step, the exposed-
pad package 10 is mounted onto thePCB 20, with the exposeddie pad 12 being aligned toground plane 23 and theouter leads 13 being aligned respectively to the electrically-conductive fingers 24 (i.e., the exposed surface of thedie pad 12 is attached to the wide-area solder lump 31, while theouter leads 13 of the exposed-pad package 10 are attached respectively to the small-area solder lumps 32). - Next, a solder-reflow process is performed to reflow the wide-
area solder lump 31 and all the small-area solder lumps 32 to thereby bond the exposeddie pad 12 to theground plane 23 and meanwhile bond theouter leads 13 respectively to the electrically-conductive fingers 24. This completes the mounting of the exposed-pad package 10 over thePCB 20. - Fundamentally, however, solder lumps would become centrally concentrated when melted during the solder-reflow process, resulting in expansion of the thickness thereof and thereby making the solder lumps bulged out. This reflow-incurred bulging height would increase with the area of the pasted solder lump.
- Therefore, as illustrated in FIG. 1E, the wide-
area solder lump 31 pasted over theground plane 23 would become more expanded in thickness than the small-area solder lumps 32 pasted over the electrically-conductive fingers 24, thus undesirably bulging out the exposed-pad package 10 to an elevated position. This problem is referred to as floated soldering. - As a consequence of the floated soldering of the exposed-
pad package 10 over theground plane 23 of thePCB 20, theouter leads 13 of the exposed-pad package 10 would be lifted to an elevated position, thus being forced to break apart from the electrically-conductive fingers 24 (the broken part of the bonding is indicated by thereference numerals 40 in FIG. 1E), undesirably resulting in failed or unreliable bonding between theouter leads 13 and the electrically-conductive fingers 24. The finished circuit module constructed of the exposed-pad package 10 over thePCB 20 would be thus degraded in quality and reliability. - Related patents include, for example, the Japan Patent JP60210858A2 entitled “FLAT PACKAGE LSI”. This patent teaches the use of positional pins beneath the package body to help prevent positional shift of the mounted semiconductor device over the PCB. One drawback to this patent, however, is that the provision of the pins beneath the package body would make the fabrication of the semiconductor package more difficult to implement.
- It is therefore an objective of this invention to provide a new method for mounting exposed-pad package over PCB, which can help prevent the problem of floated soldering of the exposed-pad package over the PCB.
- It is another objective of this invention to provide a new method for mounting exposed-pad package over PCB, which can help securely bond the exposed-pad package in position over the PCB without having to use positional pins.
- It is still another objective of this invention to provide a new method for mounting exposed-pad package over PCB, which can help assure the exposed-pad package to be more reliably bonded to the PCB.
- In accordance with the foregoing and other objectives, the invention proposes a new method for mounting exposed-pad package over PCB.
- By the method of the invention, a plurality of via holes are formed in the pad-mounting area of the printed circuit board; and a solder material is pasted over the bottom end of each of the via holes. As the semiconductor device is mounted in position over the printed circuit board, a solder-reflow process is performed on the pasted solder material so as to cause the pasted solder material to be wetted to the entire surface of the solder-wettable layer in each of the via holes, thereby allowing the solder material to reflow to the upper end of each of the via holes where the reflowed solder is also wetted to the exposed die pad of the semiconductor device, thereby securely bonding the semiconductor device to the PCB.
- Compared to the prior art, since the solder material used to bond the semiconductor device to the PCB is reflowed upwards from the bottom surface of the PCB through the via holes to the upper surface of the PCB, it allows the semiconductor device to be securely bonded in position over the PCB. The invention can therefore resolve the problem of floated soldering of exposed-pad package over PCB.
- The invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein:
- FIGS.1A-1E (PRIOR ART) are schematic sectional diagrams used to depict a conventional method for mounting an exposed-pad package over a PCB; and
- FIGS.2A-2E are schematic sectional diagrams used to depict the method according to the invention for mounting an exposed-pad package over a PCB.
- A preferred embodiment of the method according to the invention for mounting exposed-pad package over PCB is disclosed in fill details in the following with reference to FIGS.2A-2E.
- Referring first to FIG. 2A, the method of the invention is here utilized to mount an exposed-pad type of
semiconductor device 100, such as a QFN package, over a printed circuit board (PCB) 200. - The
semiconductor device 100 includes: (i) adie pad 110 having afront surface 110 a and aback surface 110 b; (ii) a plurality ofleads 120; (iii) asemiconductor chip 130 mounted on thefront surface 110 a of thedie pad 110; (iv) a plurality ofbonding wires 140 for electrically coupling thesemiconductor chip 130 to theleads 120; and (v) anencapsulation body 150 for encapsulating thesemiconductor chip 130 while exposing theback surface 110 b of thedie pad 110 and part of theleads 120 to the outside. - The PCB200 has an
upper surface 200 a and abottom surface 200 b, and is predefined with a pad-mounting area 210 and a plurality of I/O contact pads 220 on theupper surface 200 a; wherein the pad-mounting area 210 is used to mount the exposeddie pad 110 of thesemiconductor device 100 while the I/O contact pads 220 are used to mount theleads 120. By the invention, the pad-mounting area 210 of the PCB 200 is formed with a plurality ofvia holes 211. - FIG. 2B shows an enlarged view of the part indicated by the dotted circle in FIG. 2A. As shown, the PCB200 includes an
upper solder mask 201 over theupper surface 200 a thereof and abottom solder mask 202 over thebottom surface 200 b thereof. Further, a solder-wettable layer 212, such as a layer of plated copper (Cu), is formed over the inner wall of each viahole 211. - Referring further to FIG. 2C, in the next step, a solder-pasting process is performed to paste a solder material over each I/
O contact pad 220 and also over thebottom end 211 b of each viahole 211, thereby providing afirst solder lump 231 over each I/O contact pad 220 and asecond solder lump 232 over thebottom end 211 b of each viahole 211. Since the solder-pasting process is a conventional technique, detailed steps thereof will not be further described. - Referring further to FIG. 2D, in the next step, the
semiconductor device 100 is mounted over thePCB 200 in such a manner that its exposeddie pad 110 is abutted on the pad-mountingarea 210 of thePCB 200, while its exposedlead 120 is aligned to the I/O contact pad 220 and abutted on thefirst solder lump 231. - Referring further to FIG. 2E, in the next step, a solder-reflow process is performed to reflow both the
first solder lump 231 and thesecond solder lump 232. During this solder-reflow process, thefirst solder lump 231 is melted and wetted both to the entire I/O contact pad 220 and theentire lead 120, thereby bonding the I/O contact pad 220 with thelead 120; and meanwhile, thesecond solder lump 232 is melted and wetted to the entire solder-wettable layer 212, thereby reflowing vertically upwards through the viahole 211 to reach theupper end 211 a of the viahole 211 where the reflowedsecond solder lump 232 is further wetted to the exposed backsurface 110 b ofdie pad 110 of thesemiconductor device 100, thereby bonding thesemiconductor device 100 to thePCB 200. This completes the SMT process for mounting thesemiconductor device 100 over thePCB 200 by the method of the invention. - Compared to the prior art, since the solder material used to bond the
semiconductor device 100 to thePCB 200 is reflowed upwards from thebottom surface 200 b of thePCB 200 through the viaholes 211 to theupper surface 200 a of thePCB 200, it allows the exposeddie pad 110 of thesemiconductor device 100 to be securely bonded to thePCB 200. The invention can therefore resolve the problem of floated soldering of exposed-pad package over PCB that would otherwise cause undesired positional shift to the mounted device. The invention is therefore more advantageous to use than the prior art. - The invention has been described using exemplary preferred embodiments. However, it is to be understood that the scope of the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements. The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
Claims (5)
1. A method for mounting an exposed-pad type of semiconductor device having an exposed die pad over a printed circuit board; the printed circuit board having an upper side and a bottom side;
the method comprising the steps of:
(1) defining a pad-mounting area on the upper side of the printed circuit board;
(2) forming a plurality of via holes in the pad-mounting area of the printed circuit board; each via hole having an upper end on the upper side of the printed circuit board and a bottom end on the bottom side of the same, and each via hole including a solder-wettable layer over the inner wall thereof,
(3) pasting a solder material over the bottom end of each of the via holes;
(4) mounting the semiconductor device over the upper side of the printed circuit board, with the exposed die pad thereof being abutted on the pad-mounting area of the printed circuit board; and
(5) performing a solder-reflow process on the pasted solder material over the bottom end of each of the via holes so as to allow the pasted solder material to be wetted over the entire surface of each solder-wettable layer, thereby allowing the reflowed solder material to reach the upper end of each of the via holes where the reflowed solder material is further wetted to the exposed die pad of the semiconductor device, thereby bonding the semiconductor device to the printed circuit board.
2. The method of claim 1 , wherein the exposed-pad type of semiconductor device is a QFN package.
3. The method of claim 1 , wherein in said step (2), the solder-wettable layer is a plated copper layer.
4. A method for mounting an exposed-pad type of semiconductor device having an exposed die pad over a printed circuit board; the printed circuit board having an upper surface and a bottom surface;
the method comprising the steps of:
(1) defining a pad-mounting area on the upper side of the printed circuit board;
(2) forming a plurality of via holes in the pad-mounting area of the printed circuit board; each via hole having an upper end on the upper side of the printed circuit board and a bottom end on the bottom side of the same, and each via hole including a plated copper layer over the inner wall thereof;
(3) pasting a solder material over the bottom end of each of the via holes;
(4) mounting the semiconductor device over the upper side of the printed circuit board, with the exposed die pad thereof being abutted on the pad-mounting area of the printed circuit board; and
(5) performing a solder-reflow process on the pasted solder material over the bottom end of each of the via holes so as to allow the pasted solder material to be wetted over the entire surface of each plated copper layer, thereby allowing the reflowed solder material to reach the upper end of each of the via holes where the reflowed solder material is further wetted to the exposed die pad of the semiconductor device, thereby bonding the semiconductor device to the printed circuit board.
5. The method of claim 4 , wherein the exposed-pad type of semiconductor device is a QFN package.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/832,398 US6455355B1 (en) | 2001-04-10 | 2001-04-10 | Method of mounting an exposed-pad type of semiconductor device over a printed circuit board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/832,398 US6455355B1 (en) | 2001-04-10 | 2001-04-10 | Method of mounting an exposed-pad type of semiconductor device over a printed circuit board |
Publications (2)
Publication Number | Publication Date |
---|---|
US6455355B1 US6455355B1 (en) | 2002-09-24 |
US20020146863A1 true US20020146863A1 (en) | 2002-10-10 |
Family
ID=25261524
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/832,398 Expired - Lifetime US6455355B1 (en) | 2001-04-10 | 2001-04-10 | Method of mounting an exposed-pad type of semiconductor device over a printed circuit board |
Country Status (1)
Country | Link |
---|---|
US (1) | US6455355B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030113951A1 (en) * | 2001-12-19 | 2003-06-19 | Via Technologies, Inc. | Method for manufacturing multi-layer package substrates |
EP1377144A2 (en) * | 2002-06-21 | 2004-01-02 | Delphi Technologies, Inc. | Method of mounting a leadless package and structure therefor |
US20060186535A1 (en) * | 2005-02-23 | 2006-08-24 | Visteon Global Technologies, Inc. | Semi-conductor die mount assembly |
US20100270665A1 (en) * | 2009-04-28 | 2010-10-28 | Macronix International Co., Ltd. | Leadframe |
US20120119341A1 (en) * | 2010-11-16 | 2012-05-17 | Conexant Systems, Inc. | Semiconductor packages with reduced solder voiding |
US20130065363A1 (en) * | 2011-09-09 | 2013-03-14 | Dawning Leading Technology Inc. | Method for manufacturing a chip packaging structure |
WO2018120449A1 (en) * | 2016-12-26 | 2018-07-05 | 华为技术有限公司 | Welding end structure and component |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI227102B (en) * | 2002-03-15 | 2005-01-21 | United Test Ct Inc | Fabrication method for circuit carrier |
US6905914B1 (en) | 2002-11-08 | 2005-06-14 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US7247937B2 (en) * | 2005-01-06 | 2007-07-24 | Via Technologies, Inc. | Mounting pad structure for wire-bonding type lead frame packages |
US7952834B2 (en) * | 2008-02-22 | 2011-05-31 | Seagate Technology Llc | Flex circuit assembly with thermal energy dissipation |
US8669777B2 (en) | 2010-10-27 | 2014-03-11 | Seagate Technology Llc | Assessing connection joint coverage between a device and a printed circuit board |
TWI626872B (en) * | 2017-01-13 | 2018-06-11 | 元鼎音訊股份有限公司 | Printed circuit board manufacturing method and printed circuit board thereof |
US11133241B2 (en) | 2019-06-28 | 2021-09-28 | Stmicroelectronics, Inc. | Semiconductor package with a cavity in a die pad for reducing voids in the solder |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60210858A (en) | 1984-04-04 | 1985-10-23 | Matsushita Electric Ind Co Ltd | Flat package lsi |
US5487218A (en) * | 1994-11-21 | 1996-01-30 | International Business Machines Corporation | Method for making printed circuit boards with selectivity filled plated through holes |
US5663529A (en) * | 1995-09-14 | 1997-09-02 | Ford Motor Company | Anti-skew mounting pads and processing method for electronic surface mount components |
JP3467611B2 (en) * | 1995-09-29 | 2003-11-17 | 日本テキサス・インスツルメンツ株式会社 | Method for manufacturing semiconductor device |
JP3081559B2 (en) * | 1997-06-04 | 2000-08-28 | ニッコー株式会社 | Ball grid array type semiconductor device, method of manufacturing the same, and electronic device |
US20010010393A1 (en) * | 1999-12-17 | 2001-08-02 | Nec Corporation | Semiconductor device and semiconductor device mounting method thereof |
-
2001
- 2001-04-10 US US09/832,398 patent/US6455355B1/en not_active Expired - Lifetime
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030113951A1 (en) * | 2001-12-19 | 2003-06-19 | Via Technologies, Inc. | Method for manufacturing multi-layer package substrates |
US6743659B2 (en) * | 2001-12-19 | 2004-06-01 | Via Technologies, Inc. | Method for manufacturing multi-layer package substrates |
EP1377144A2 (en) * | 2002-06-21 | 2004-01-02 | Delphi Technologies, Inc. | Method of mounting a leadless package and structure therefor |
EP1377144A3 (en) * | 2002-06-21 | 2005-09-07 | Delphi Technologies, Inc. | Method of mounting a leadless package and structure therefor |
US20060186535A1 (en) * | 2005-02-23 | 2006-08-24 | Visteon Global Technologies, Inc. | Semi-conductor die mount assembly |
US20100270665A1 (en) * | 2009-04-28 | 2010-10-28 | Macronix International Co., Ltd. | Leadframe |
US8133759B2 (en) * | 2009-04-28 | 2012-03-13 | Macronix International Co., Ltd. | Leadframe |
US20120119341A1 (en) * | 2010-11-16 | 2012-05-17 | Conexant Systems, Inc. | Semiconductor packages with reduced solder voiding |
US9029991B2 (en) * | 2010-11-16 | 2015-05-12 | Conexant Systems, Inc. | Semiconductor packages with reduced solder voiding |
US20130065363A1 (en) * | 2011-09-09 | 2013-03-14 | Dawning Leading Technology Inc. | Method for manufacturing a chip packaging structure |
US8962390B2 (en) * | 2011-09-09 | 2015-02-24 | Dawning Leading Technology Inc. | Method for manufacturing a chip packaging structure |
WO2018120449A1 (en) * | 2016-12-26 | 2018-07-05 | 华为技术有限公司 | Welding end structure and component |
Also Published As
Publication number | Publication date |
---|---|
US6455355B1 (en) | 2002-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6162664A (en) | Method for fabricating a surface mounting type semiconductor chip package | |
US6734557B2 (en) | Semiconductor device | |
US6667190B2 (en) | Method for high layout density integrated circuit package substrate | |
US7274088B2 (en) | Flip-chip semiconductor package with lead frame as chip carrier and fabrication method thereof | |
US6787392B2 (en) | Structure and method of direct chip attach | |
US6143991A (en) | Bump electrode with adjacent pad and insulation for solder flow stopping | |
US20060125113A1 (en) | Flip chip package with anti-floating structure | |
JP3679199B2 (en) | Semiconductor package equipment | |
US6455355B1 (en) | Method of mounting an exposed-pad type of semiconductor device over a printed circuit board | |
WO2006105733A1 (en) | Package structure with flat bumps for electronic device and method of manufacture the same | |
US6864588B2 (en) | MCM package with bridge connection | |
US6544813B1 (en) | Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment | |
US6501160B1 (en) | Semiconductor device and a method of manufacturing the same and a mount structure | |
US20050184371A1 (en) | Circuit carrier | |
JPH11354572A (en) | Semiconductor chip package and its manufacture | |
JP4635471B2 (en) | Semiconductor device and manufacturing method thereof, mounting structure of semiconductor device, and lead frame | |
JP2007035863A (en) | Semiconductor device | |
JP2002026239A (en) | Semiconductor device and its manufacturing method | |
JP3600138B2 (en) | Semiconductor device | |
JPH11260850A (en) | Semiconductor device and its manufacture | |
JP2001267452A (en) | Semiconductor device | |
JPH08107127A (en) | Semiconductor device | |
JP2001319943A (en) | Semiconductor device | |
KR20020029990A (en) | Semiconductor package and manufacturing method thereof comprising substrate with mounting lead | |
KR100308116B1 (en) | chip scale package and method for fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SILICONWARE PRECISION INDUSTRIES CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, CHEIH-YUAN;CHUANG, JUI-YI;WU, CHI-CHUAN;REEL/FRAME:011705/0626 Effective date: 20010322 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |