US20020145901A1 - Novel transmission lines for CMOS integrated circuits - Google Patents
Novel transmission lines for CMOS integrated circuits Download PDFInfo
- Publication number
- US20020145901A1 US20020145901A1 US10/164,475 US16447502A US2002145901A1 US 20020145901 A1 US20020145901 A1 US 20020145901A1 US 16447502 A US16447502 A US 16447502A US 2002145901 A1 US2002145901 A1 US 2002145901A1
- Authority
- US
- United States
- Prior art keywords
- layer
- forming
- electrically conductive
- pair
- insulating material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
- G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
- H01L23/5225—Shielding layers formed together with wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- This application is a Divisional of U.S. application Ser. No. 09/364,199, filed Jul. 30, 1999 which is incorporated herein by reference.
- The present invention relates to integrated circuit devices, and more particularly, to a method and structure for providing novel transmission lines for CMOS integrated circuits.
- As clocking systems and switching speeds on integrated circuits progress into the GigaHertz (GHz) range and beyond, chip interconnects become more and more critical. Signal delays on transmission lines terminated in their characteristic impedance are of the order of 70 picoseconds per centimeter (ps/cm) when oxide insulators are used. Long signal connections and clock distribution lines operating in the GHz range require the use of low impedance terminated transmission lines for good signal quality and controlled timing skews. These controlled and low impedance lines may not only be terminated at the receiving end by matching impedance but low output impedance drivers may also be used to provide a matching impedance at the sending end of the line.
- FIGS.1A-1C show the classical types of high frequency transmission lines used in microwave, hybrid and printed board circuits for signal interconnections and clock distribution. In FIG. 1A, a coaxial line for use in connecting electronic circuits is illustrated. In particular, FIG. 1A includes a
transmission line 102 that is enclosed by aninsulator material 104 which in turn is enclosed by aconductive material 106. Additionally, because power supply ringing and substrate bounce are becoming so problematic, metal power supply and ground planes have been incorporated into these types of circuits. FIG. 1B illustrates the incorporation of these power supply and ground planes. Specifically, FIG. 1B includes aninsulator material 108. Power supply orground planes insulator material 108. Additionally, atransmission line 110 is deposited on theinsulator material 108 in between the power supply orground planes ground plane 114A and aninsulator material 116 deposited on theground plane 114A. FIG. 1C also includes atransmission line 118 located within theinsulator material 116. Additionally, aground plane 114B is deposited on theinsulator material 116. These techniques have resolved problems associated with high frequency transmission lines for microwave, hybrid and printed board circuits. Still, there is a need to provide a solution for these types of problems for CMOS-scaled integrated circuits. Due to the continued reduction in scaling and increases in frequency for transmission lines in integrated circuits such solutions remain a difficult hurdle. For these and other reasons there is a need for the present invention. - The above mentioned problems with transmission lines in CMOS integrated circuits and other problems are addressed by the present invention and will be understood by reading and studying the following specification. Structures and methods are described which accord improved benefits.
- Improved methods and structures are provided for impedance-controlled low-loss transmission lines in CMOS integrated circuits. The present invention offers a reduction in signal delay. Moreover, the present invention further provides a reduction in skew and crosstalk. Embodiments of the present invention also provide the fabrication of improved transmission lines for silicon-based integrated circuits using conventional CMOS fabrication techniques.
- Embodiments of a method for forming transmission lines in an integrated circuit include forming a first layer of electrically conductive material on a substrate. A first layer of insulating material is then formed on the first layer of electrically conductive material. The method also includes forming a pair of electrically conductive lines on the first layer of insulating material. Moreover, a transmission line is also formed on the first layer of insulating material. In particular, the transmission line is formed between and parallel with the pair of electrically conductive lines. The method also includes forming a second layer of insulating material on both the transmission line and the pair of electrically conductive lines. A second layer of electrically conductive material is then formed on the second layer of insulating material.
- One method of the present invention provides transmission lines in an integrated circuit. Another method includes forming transmission lines in a memory device. The present invention includes a transmission line circuit, a differential line circuit, a twisted pair circuit as well as systems incorporating these different circuits all formed according to the methods provided in this application.
- These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.
- FIGS.1A-1C show types of high frequency transmission lines used in microwave, hybrid and printed board circuits for signal interconnections and clock distribution.
- FIGS.2A-2F illustrate an embodiment of a process of fabrication of transmission lines in an integrated circuit according to the teachings of the present invention.
- FIGS.3A-3F illustrate an alternate embodiment of a process of fabrication of transmission lines in an integrated circuit according to the teachings of the present invention.
- FIGS.4A-4I illustrate an another embodiment of a process of fabrication of transmission lines in an integrated circuit according to the teachings of the present invention.
- FIG. 5 is a cross-sectional view of an embodiment of a transmission line circuit according to the teachings of the present invention.
- FIG. 6 is a cross-sectional view of an embodiment of a differential line circuit according to the teachings of the present invention.
- FIGS.7A-7C are cross-sectional views of another embodiment of a twisted pair differential line circuit according to the teachings of the present invention.
- FIG. 8A is a top view of an embodiment of a differential line circuit in a twisted pair configuration according to the teachings of the present invention.
- FIG. 8B is a side view of an embodiment of a differential line circuit in a twisted pair configuration according to the teachings of the present invention.
- FIG. 9 is a block diagram which illustrates an embodiment of a system using line signaling according to teachings of the present invention.
- FIG. 10 is a block diagram which illustrates an embodiment of another system according to teaching of the present invention.
- In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention.
- The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the invention. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to include semiconductors, and the term insulator is defined to include any material that is less electrically conductive than the materials referred to as conductors. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.
- In particular, an illustrative embodiment of the present invention includes a method for forming transmission lines in an integrated circuit. The method includes forming a first layer of electrically conductive material on a substrate. A first layer of insulating material is then formed on the first layer of electrically conductive material. The method also includes forming a pair of electrically conductive lines on the first layer of insulating material. Moreover, a transmission line is also formed on the first layer of insulating material. In particular, the transmission line is formed between and parallel with the pair of electrically conductive lines. The method also includes forming a second layer of insulating material on both the transmission line and the pair of electrically conductive lines. A second layer of electrically conductive material is then formed on the second layer of insulating material.
- Another embodiment of the present invention includes a method for forming integrated circuit lines. This method includes forming a first layer of electrically conductive material on a substrate. A first layer of insulating material is then formed on the first layer of electrically conductive material. The method also includes forming a pair of electrically conductive lines on the first layer of insulating material. Additionally, a pair of integrated circuit lines are formed on the first layer of insulating material. In particular, the pair of integrated circuit lines are formed between and parallel with the pair of electrically conductive lines. The method also includes forming a second layer of insulating material on the pair of integrated circuit lines and the pair of electrically conductive lines. A second layer of electrically conductive material is then formed on the second layer of insulating material.
- An alternate method embodiment of the present invention includes forming transmission lines in a memory device. The method includes forming a first layer of electrically conductive material on a substrate. A first layer of insulating material is then formed on the first layer of electrically conductive material. A first pair of electrically conductive lines are then formed on the first layer of insulating material. Moreover, a first transmission line is formed on the first layer of insulating material. In particular, the first transmission line is formed in between and parallel with the first pair of electrically conductive lines. A second layer of insulating material is then formed on the first pair of electrically conductive lines as well as the first transmission line. The method also includes forming a second pair of electrically conductive lines on the second layer of insulating material. Additionally, a second transmission line is formed on the second layer of insulating material. In particular, the second transmission line is formed between and parallel with the second pair of electrically conductive lines and off center with the first transmission line. A third layer of insulating material is then formed on the second pair of electrically conductive lines and the second transmission line. A second layer of electrically conductive material is then formed on the second layer of insulating material.
- An apparatus embodiment for the present invention includes a transmission line circuit. The transmission line circuit includes a bottom layer of electrically conductive material formed on a substrate. A layer of insulating material is formed on the bottom layer of the electrically conductive material. Additionally, the transmission line circuit includes a pair of electrically conductive lines formed in the layer of insulating material. A transmission line is also formed on the layer of insulating material. In particular, the transmission line is formed between and parallel with the pair of electrically conductive lines. The transmission line circuit also includes a top layer of electrically conductive material formed on the layer of insulating material.
- Another apparatus embodiment of the present invention includes a differential line circuit in a Dynamic Random Access Memory Array (DRAM). The differential line circuit includes a bottom layer of electrically conductive material formed on a substrate. A layer of insulating material is formed on the bottom layer of electrically conductive material. The differential line circuit also includes a pair of electrically conductive lines formed in the layer of insulating material. Additionally, a pair of differential signal lines are formed in the layer of insulating material. In particular, the pair of differential signal lines are formed between and parallel with the pair of electrically conductive lines. The differential line circuit also includes a top layer of electrically conductive material on the layer of insulating material.
- Another apparatus embodiment of the present invention includes a twisted differential pair line circuit in a memory device. The twisted differential pair line circuit includes a bottom layer of electrically conductive material formed on a substrate. A layer of insulating material is formed on the bottom layer of electrically conductive material.
- The twisted differential pair line circuit also includes a first pair of electrically conductive lines formed in the layer of insulating material. A first transmission line is also formed on the layer of insulating material, such that the first transmission line is between and parallel with the first pair of electrically conductive lines. Moreover, the twisted differential pair line circuit includes a second pair of electrically conductive lines formed in the layer of insulating material. A second transmission line is also formed in the layer of insulating material. In particular the second transmission line is formed between and parallel with the second pair of electrically conductive lines and off center with the first transmission line. Additionally, the first transmission line and the second transmission line are twisted around each other. The twisted differential pair line circuit also includes a top layer of electrically conductive material formed on the layer of insulating material.
- Another apparatus embodiment of the present invention includes an electronic system. The electronic system includes a processor as well as an integrated circuit coupled to the processor. The integrated circuit includes a bottom layer of electrically conductive material formed on a substrate. A layer of insulating material is formed on the bottom layer of electrically conductive material. The integrated circuit also includes a pair of electrically conductive lines formed in the layer of insulating material. Moreover, a transmission line is formed in the layer of insulating material. In particular, the transmission line is formed between and parallel with the pair of electrically conductive lines. The integrated circuit also includes a top layer of electrically conductive material formed on the layer of insulating material.
- Another apparatus embodiment of the present invention includes an electronic system. The electronic system includes a processor as well as a memory chip coupled to the processor through a system bus. The memory chip includes a bottom layer of electrically conductive material formed on a substrate. A layer of insulating material is formed on the bottom layer of electrically conductive material. The memory chip also includes a pair of electrically conductive lines formed in the layer of insulating material. Additionally, a pair of integrated circuit lines is formed in the layer of insulating material. The pair of integrated circuit lines is formed between and parallel with the pair of electrically conductive lines. The memory chip also includes a top layer of electrically conductive material formed on the layer of insulating material.
- Another apparatus embodiment of the present invention includes an electronic system. The electronic system includes a processor as well as a Dynamic Random Access Memory (DRAM) coupled to the processor through a system bus. The DRAM includes a bottom layer of electrically conductive material formed on a substrate. A layer of insulating material is formed on the bottom layer of electrically conductive material. The DRAM also includes a first pair of electrically conductive lines formed in the layer of insulating material. Additionally, a first transmission line is formed in the layer of insulating material. The first transmission line is formed between and parallel with the first pair of electrically conductive lines. The DRAM also includes a second pair of electrically conductive lines formed in the layer of insulating material. Moreover, a second transmission line is formed in the layer of insulating material. In particular, the second transmission line is formed between and parallel with the second pair of electrically conductive lines and off center with the first transmission line. Additionally, the first transmission line and the second transmission line are twisted around each other. The DRAM also includes a top layer of electrically conductive material formed on the layer of insulating material.
- Another apparatus embodiment of the present invention includes an embedded conductor in an integrated circuit. The apparatus also includes a number of conductive surfaces in the integrated circuit partially encapsulating the embedded conductor.
- FIGS.2A-2F illustrate an embodiment of a process of fabrication of transmission lines in an integrated circuit according to the teachings of the present invention. The sequence of the process can be followed as a method for forming integrated circuit lines and as a method for forming transmission lines in a memory device.
- FIG. 2A shows the structure after the first sequence of processing. A first layer of electrically
conductive material 220 is formed on asubstrate 210. The first layer of electricallyconductive material 220 is formed on thesubstrate 210 by depositing a conducting film of high conductivity using a technique such as evaporation, sputtering or electroplating. In one embodiment, the first layer of electricallyconductive material 220 is a ground plane. In an alternative embodiment, the first layer of electricallyconductive material 220 is a power plane. In a further embodiment, the first layer of electricallyconductive material 220 has a thickness (tCM1) of approximately 3 to 5 micrometers (μm). In further embodiments, the first layer of electricallyconductive material 220 is coupled to a power supply or a ground potential, allowing this layer to function as a direct current (DC) bus. In one embodiment, the first layer of electricallyconductive material 220 includes copper. In another embodiment, the first layer of electricallyconductive material 220 includes aluminum. In still another embodiment, the first layer of electricallyconductive material 220 includes any other suitably conductive material. In one embodiment, thesubstrate 210 is a bulk semiconductor (e.g., material from the Si, SiGe and GaAs family). In an alternative embodiment, thesubstrate 210 is an insulator material. In another embodiment, thesubstrate 210 is a SOI (Silicon-On-Insulator) material. - FIG. 2B illustrates the structure following the next sequence of processing. A first layer of insulating
material 230 is formed on the first layer of electricallyconductive material 220. In one embodiment, the first layer of insulatingmaterial 230 is formed by chemical vapor deposition (CVD). In one embodiment, the first layer of insulatingmaterial 230 is an oxide layer (e.g., SiO2). In an alternative embodiment, the first layer of insulatingmaterial 230 is an insulator with a lower dielectric constant than SiO2. For example, a polyimide, with a dielectric constant, ∈=3, may be deposited by spin coating followed by curing, if required by electrical design. In one embodiment of FIG. 2B, the first layer of insulatingmaterial 230 has a thickness (tIM1) of approximately 5 μm. - FIG. 2C illustrates the structure following the next sequence of processing. A pair of electrically
conductive lines material 230. In one embodiment, the pair of electricallyconductive lines conductive lines conductive lines - FIG. 2D illustrates the structure following the next sequence of processing. A
transmission line 250 is formed on the first layer of insulatingmaterial 230. In particular, thetransmission line 250 is formed between and in parallel with the pair of electricallyconductive lines transmission line 250 has a width (wTL) of approximately 6 to 10 μm. In one embodiment, thetransmission line 250 is formed with a thickness (tTL) of approximately 3 μm. In one embodiment, thetransmission line 250 is formed according to embodiments described in U.S. application Ser. No. 09/247,680, entitled “Current Mode Signal Interconnects and CMOS Amplifier,” filed on Feb. 9, 1999. Similar to the processing of FIG. 2C, thetransmission line 250 can be formed using optical lithography followed by an additive metallization, such as lift-off evaporation or electroplating, both of which are lowtemperature processing. - FIG. 2E illustrates the structure following the next sequence of processing. A second layer of insulating
material 260 is formed on the pair of electricallyconductive lines transmission line 250. In one embodiment, the second layer of insulatingmaterial 260 is formed by chemical vapor deposition (CVD). In one embodiment, the second layer of insulatingmaterial 260 is an oxide layer (e.g., SiO2). In an alternative embodiment, the second layer of insulatingmaterial 260 is an insulator with a lower dielectric constant than SiO2. For example, a polyimide, with a dielectric constant, ∈=3, may be deposited by spin coating followed by curing, if required by electrical design. In one embodiment of FIG. 2E, the second layer of insulatingmaterial 260 has a thickness (tIM2) which is at least 50% greater than a thickness (tCL) of the pair of electricallyconductive lines transmission line 250. Advantageously, this level of thickness insures step coverage at the conductor corners. - FIG. 2F illustrates the structure following the next sequence of processing. A second layer of electrically
conductive material 270 is formed on the second layer of insulatingmaterial 260. The second layer of electricallyconductive material 270 is formed on the second layer of insulatingmaterial 260 by depositing a conducting film of high conductivity using a technique such as evaporation, sputtering or electroplating. In one embodiment, the second layer of electricallyconductive material 270 is a ground plane. In an alternative embodiment, the second layer of electricallyconductive material 270 is a power plane. In a further embodiment, the second layer of electricallyconductive material 270 has a thickness (tCM2) of approximately 3 to 5 micrometers (μm). In further embodiments, the second layer of electricallyconductive material 270 is coupled to a power supply or a ground potential, allowing this layer to function as a direct current (DC) bus. In one embodiment, the second layer of electricallyconductive material 270 includes copper. In another embodiment, the second layer of electricallyconductive material 270 includes aluminum. In still another embodiment, the second layer of electricallyconductive material 270 includes any other suitably conductive material. - FIGS.3A-3F illustrate an embodiment of a process of fabrication of transmission lines in an integrated circuit according to the teachings of the present invention. The sequence of the process can be followed as a method for forming integrated circuit lines and as a method for forming transmission lines in a memory device.
- FIG. 3A shows the structure after the first sequence of processing. A first layer of electrically
conductive material 320 is formed on asubstrate 310. The first layer of electricallyconductive material 320 is formed on thesubstrate 310 by depositing a conducting film of high conductivity using a technique such as evaporation, sputtering or electroplating. In one embodiment, the first layer of electricallyconductive material 320 is a ground plane. In an alternative embodiment, the first layer of electricallyconductive material 320 is a power plane. In a further embodiment, the first layer of electricallyconductive material 320 has a thickness (tCM1) of approximately 3 to 5 micrometers (μm). In further embodiments, the first layer of electricallyconductive material 320 is coupled to a power supply or a ground potential, allowing this layer to function as a direct current (DC) bus. In one embodiment, the first layer of electricallyconductive material 320 includes copper. In another embodiment, the first layer of electricallyconductive material 320 includes aluminum. In still another embodiment, the first layer of electricallyconductive material 320 includes any other suitably conductive material. In one embodiment, thesubstrate 310 is a bulk semiconductor (e.g., material from the Si, SiGe and GaAs family). In an alternative embodiment, thesubstrate 310 is an insulator material. In another embodiment, thesubstrate 310 is a SOI (Silicon-On-Insulator) material. - FIG. 3B illustrates the structure following the next sequence of processing. A first layer of insulating
material 330 is formed on the first layer of electricallyconductive material 320. In one embodiment, the first layer of insulatingmaterial 330 is formed by chemical vapor deposition (CVD). In one embodiment, the first layer of insulatingmaterial 330 is an oxide layer (e.g., SiO2). In an alternative embodiment, the first layer of insulatingmaterial 330 is an insulator with a lower dielectric constant than SiO2. For example, a polyimide, with a dielectric constant, ∈=3, may be deposited by spin coating followed by curing, if required by electrical design. In one embodiment of FIG. 3B, the first layer of insulatingmaterial 330 has a thickness (tIM1) of approximately 5 μm. - FIG. 3C illustrates the structure following the next sequence of processing. A pair of electrically
conductive lines material 330. In one embodiment, the pair of electricallyconductive lines conductive lines conductive lines - FIG. 3D illustrates the structure following the next sequence of processing. A pair of
transmission lines material 330. In particular, the pair oftransmission lines conductive lines transmission lines transmission lines transmission lines transmission lines - FIG. 3E illustrates the structure following the next sequence of processing. A second layer of insulating
material 360 is formed on the pair of electricallyconductive lines transmission lines material 360 is formed by chemical vapor deposition (CVD). In one embodiment, the second layer of insulatingmaterial 360 is an oxide layer (e.g., SiO2). In an alternative embodiment, the second layer of insulatingmaterial 360 is an insulator with a lower dielectric constant than SiO2. For example, a polyimide, with a dielectric constant, ∈=3, may be deposited by spin coating followed by curing, if required by electrical design. In one embodiment of FIG. 3E, the second layer of insulatingmaterial 360 has a thickness (tIM2) which is at least 50% greater than a thickness (tCL) of the pair of electricallyconductive lines transmission lines - FIG. 3F illustrates the structure following the next sequence of processing. A second layer of electrically
conductive material 370 is formed on the second layer of insulatingmaterial 360. The second layer of electricallyconductive material 370 is formed on the second layer of insulatingmaterial 360 by depositing a conducting film of high conductivity using a technique such as evaporation, sputtering or electroplating. In one embodiment, the second layer of electricallyconductive material 370 is a ground plane. In an alternative embodiment, the second layer of electricallyconductive material 370 is a power plane. In a further embodiment, the second layer of electricallyconductive material 370 has a thickness (tCM2) of approximately 3 to 5 micrometers (μm). In further embodiments, the second layer of electricallyconductive material 370 is coupled to a power supply or a ground potential, allowing this layer to function as a direct current (DC) bus. In one embodiment, the second layer of electricallyconductive material 370 includes copper. In another embodiment, the second layer of electricallyconductive material 370 includes aluminum. In still another embodiment, the second layer of electricallyconductive material 370 includes any other suitably conductive material. - FIGS.4A-4I illustrate an embodiment of a process of fabrication of transmission lines in an integrated circuit according to the teachings of the present invention. The sequence of the process can be followed as a method for forming integrated circuit lines and as a method for forming transmission lines in a memory device.
- FIG. 4A shows the structure after the first sequence of processing. A first layer of electrically
conductive material 420 is formed on asubstrate 410. The first layer of electricallyconductive material 420 is formed on thesubstrate 410 by depositing a conducting film of high conductivity using a technique such as evaporation, sputtering or electroplating. In one embodiment, the first layer of electricallyconductive material 420 is a ground plane. In an alternative embodiment, the first layer of electricallyconductive material 420 is a power plane. In a further embodiment, the first layer of electricallyconductive material 420 has a thickness (tCM1) of approximately 3 to 5 micrometers (μm). In further embodiments, the first layer of electricallyconductive material 420 is coupled to a power supply or a ground potential, allowing this layer to function as a direct current (DC) bus. In one embodiment, the first layer of electricallyconductive material 420 includes copper. In another embodiment, the first layer of electricallyconductive material 420 includes aluminum. In still another embodiment, the first layer of electricallyconductive material 420 includes any other suitably conductive material. In one embodiment, thesubstrate 410 is a bulk semiconductor (e.g., material from the Si, SiGe and GaAs family). In an alternative embodiment, thesubstrate 410 is an insulator material. In another embodiment, thesubstrate 410 is a SOI (Silicon-On-Insulator) material. - FIG. 4B illustrates the structure following the next sequence of processing. A first layer of insulating
material 430 is formed on the first layer of electricallyconductive material 420. In one embodiment, the first layer of insulatingmaterial 430 is formed by chemical vapor deposition (CVD). In one embodiment, the first layer of insulatingmaterial 430 is an oxide layer (e.g., SiO2). In an alternative embodiment, the first layer of insulatingmaterial 430 is an insulator with a lower dielectric constant than SiO2. For example, a polyimide, with a dielectric constant, ∈=3, may be deposited by spin coating followed by curing, if required by electrical design. In one embodiment of FIG. 4B, the first layer of insulatingmaterial 430 has a thickness (tIM1) of approximately 5 μm. - FIG. 4C illustrates the structure following the next sequence of processing. A first pair of electrically
conductive lines material 430. In one embodiment, the first pair of electricallyconductive lines conductive lines conductive lines - FIG. 4D illustrates the structure following the next sequence of processing. A
first transmission line 450 is formed on the first layer of insulatingmaterial 430. In particular, thefirst transmission line 450 is formed between and in parallel with the first pair of electricallyconductive lines first transmission line 450 has a width (wTL) of approximately 6 to 10 μm. In another embodiment, thefirst transmission line 450 has a thickness (tTL) of approximately 3 μm. In one embodiment, thefirst transmission line 450 is formed according to embodiments described in U.S. application Ser. No. 09/247,680, entitled “Current Mode Signal Interconnects and CMOS Amplifier,” filed on Feb. 9, 1999. Similar to the processing of FIG. 4C, thefirst transmission line 450 can be formed using optical lithography followed by an additive metallization, such as lift-off evaporation or electroplating, both of which are low-temperature processing. - FIG. 4E illustrates the structure following the next sequence of processing. A second layer of insulating
material 460 is formed on the first pair of electricallyconductive lines first transmission line 450. In one embodiment, the second layer of insulatingmaterial 460 is formed by chemical vapor deposition (CVD). In one embodiment, the second layer of insulatingmaterial 460 is an oxide layer (e.g., SiO2). In an alternative embodiment, the second layer of insulatingmaterial 460 is an insulator with a lower dielectric constant than SiO2. For example, a polyimide, with a dielectric constant, ∈=3, may be deposited by spin coating followed by curing, if required by electrical design. In one embodiment of FIG. 4E, the second layer of insulatingmaterial 460 has a thickness (tIM2) which is at least 50% greater than a thickness (tCL) of the pair of electricallyconductive lines transmission line 450. Advantageously, this level of thickness insures step coverage at the conductor comers. - FIG. 4F illustrates the structure following the next sequence of processing. A second pair of electrically
conductive lines material 460. In one embodiment, the second pair of electricallyconductive lines conductive lines conductive lines - FIG. 4G illustrates the structure following the next sequence of processing. A
second transmission line 480 is formed on the second layer of insulatingmaterial 460. In particular, thesecond transmission line 480 is formed between and in parallel with the pair of electricallyconductive lines second transmission line 480 is formed off center of thefirst transmission line 450. In one embodiment, thesecond transmission line 480 has a width (wTL) of approximately 6 to 10 μm. In another embodiment, thesecond transmission line 480 has a thickness (tTL) of approximately 3 μm. In one embodiment, thesecond transmission line 480 is formed according to embodiments described in U.S. application Ser. No. 09/247,680, entitled “Current Mode Signal Interconnects and CMOS Amplifier,” filed on Feb. 9, 1999. Similar to the processing of FIG. 4C, thesecond transmission line 480 can be formed using optical lithography followed by an additive metallization, such as lift-off evaporation or electroplating, both of which are low-temperature processing. - FIG. 4H illustrates the structure following the next sequence of processing. A third layer of insulating
material 490 is formed on the second pair of electricallyconductive lines second transmission line 480. In one embodiment, the third layer of insulatingmaterial 490 is formed by chemical vapor deposition (CVD). In one embodiment, the third layer of insulatingmaterial 490 is an oxide layer (e.g., SiO2). In an alternative embodiment, the third layer of insulatingmaterial 490 is an insulator with a lower dielectric constant than SiO2. For example, a polyimide, with a dielectric constant, ∈=3, may be deposited by spin coating followed by curing, if required by electrical design. In one embodiment of FIG. 4H, the third layer of insulatingmaterial 490 has a thickness (tIM2) which is at least 50% greater than a thickness (tCL) of the pair of electricallyconductive lines transmission line 480. Advantageously, this level of thickness insures step coverage at the conductor corners. - FIG. 4I illustrates the structure following the next sequence of processing. A second layer of electrically
conductive material 495 is formed on the third layer of insulatingmaterial 490. The second layer of electricallyconductive material 495 is formed on the third layer of insulatingmaterial 490 by depositing a conducting film of high conductivity using a technique such as evaporation, sputtering or electroplating. In one embodiment, the second layer of electricallyconductive material 495 is a ground plane. In an alternative embodiment, the second layer of electricallyconductive material 495 is a power plane. In a further embodiment, the second layer of electricallyconductive material 495 has a thickness (tCM2) of approximately 3 to 5 micrometers (μm). In further embodiments, the second layer of electricallyconductive material 495 is coupled to a power supply or a ground potential, allowing this layer to function as a direct current (DC) bus. In one embodiment, the second layer of electricallyconductive material 495 includes copper. In another embodiment, the second layer of electricallyconductive material 495 includes aluminum. In still another embodiment, the second layer of electricallyconductive material 495 includes any other suitably conductive material. - FIG. 5 is a cross-sectional view of an embodiment of a transmission line circuit according to the teachings of the present invention. The transmission line circuit of FIG. 5 is constructed in a similar manner according to any one of the methods presented in this application. The transmission line circuit includes a bottom layer of electrically
conductive material 520 formed on asubstrate 510. In one embodiment, the bottom layer of electricallyconductive material 520 is a ground plane. In an alternative embodiment, the bottom layer of electricallyconductive material 520 is a power plane. In a further embodiment, the bottom layer of electricallyconductive material 520 has a thickness (tCM1) of approximately 3 to 5 micrometers (μm). In further embodiments, the bottom layer of electricallyconductive material 520 is coupled to a power supply or a ground potential, allowing this layer to function as a direct current (DC) bus. In one embodiment, the bottom layer of electricallyconductive material 520 includes copper. In another embodiment, the bottom layer of electricallyconductive material 520 includes aluminum. In still another embodiment, the bottom layer of electricallyconductive material 520 includes any other suitably conductive material. In one embodiment, thesubstrate 510 is a bulk semiconductor (e.g., material from the Si, SiGe and GaAs family). In an alternative embodiment, thesubstrate 510 is an insulator material. In another embodiment,substrate 510 is a SOI (Silicon On Insulator) material. - The transmission line circuit of FIG. 5 also includes a layer of insulating
material 530 formed on the bottom layer of electricallyconductive material 520. In one embodiment, the layer of insulatingmaterial 530 is an oxide layer (e.g., SiO2). In an alternative embodiment, the layer of insulatingmaterial 530 is an insulator with a lower dielectric constant than SiO2. For example, a polyimide, with a dielectric constant, ∈=3, may be deposited by spin coating followed by curing, if required by electrical design. In one embodiment, the layer of insulatingmaterial 530 has a thickness (tIM1) of approximately 5 μm. - Additionally, the transmission line circuit of FIG. 5 also includes a pair of electrically
conductive lines material 530. In one embodiment, the pair of electricallyconductive lines conductive lines - Transmission line circuit of FIG. 5 also includes a
transmission line 550 formed in the layer of insulatingmaterial 530. In particular thetransmission line 550 is formed between and parallel with the pair of electricallyconductive lines transmission line 550 has a width (wTL) of approximately 6 to 10 μm. In another embodiment, thetransmission line 550 has a thickness (tTL) of approximately 3 μm. - The transmission line circuit of FIG. 5 also includes a top layer of electrically
conductive material 570 formed on the layer of insulatingmaterial 530. In one embodiment, the top layer of electricallyconductive material 570 is a ground plane. In an alternative embodiment, the top layer of electricallyconductive material 570 is a power plane. In a further embodiment, the top layer of electricallyconductive material 570 has a thickness (tCM2) of approximately 3 to 5 micrometers (μm). In further embodiments, the top layer of electricallyconductive material 570 is coupled to a power supply or a ground potential, allowing this layer to function as a direct current (DC) bus. In one embodiment, the top layer of electricallyconductive material 570 includes copper. In another embodiment, the top layer of electricallyconductive material 570 includes aluminum. In still another embodiment, the top layer of electricallyconductive material 570 includes any other suitably conductive material. - FIG. 6 is a cross-sectional view of an embodiment of a differential line circuit according to the teachings of the present invention. The differential line circuit of FIG. 6 is constructed in a similar manner according to any one of the methods presented in this application. The differential line circuit includes a bottom layer of electrically
conductive material 620 formed on asubstrate 610. In one embodiment, the bottom layer of electricallyconductive material 620 is a ground plane. In an alternative embodiment, the bottom layer of electricallyconductive material 620 is a ground plane. In a further embodiment, the bottom layer of electricallyconductive material 620 has a thickness (tCM1) of approximately 3 to 5 micrometers (μm). In further embodiments, the bottom layer of electricallyconductive material 620 is coupled to a power supply or a ground potential, allowing this layer to function as a direct current (DC) bus. In one embodiment, the bottom layer of electricallyconductive material 620 includes copper. In another embodiment, the bottom layer of electricallyconductive material 620 includes aluminum. In still another embodiment, the bottom layer of electricallyconductive material 620 includes any other suitably conductive material. In one embodiment, thesubstrate 610 is a bulk semiconductor (e.g., material from the Si, SiGe and GaAs family). In an alternative embodiment, thesubstrate 610 is an insulator material. In another embodiment, thesubstrate 610 is a SOI (Silicon-On-Insulator) material. - The differential line circuit of FIG. 6 also includes a layer of insulating
material 630 formed on the bottom layer of electricallyconductive material 620. In one embodiment, the layer of insulatingmaterial 630 is an oxide layer (e.g., SiO2). In an alternative embodiment, the layer of insulatingmaterial 630 is an insulator with a lower dielectric constant than SiO2. For example, a polyimide, with a dielectric constant, ∈=3, may be deposited by spin coating followed by curing, if required by electrical design. In one embodiment, the layer of insulatingmaterial 630 has a thickness (tIM1) of approximately 5 μm. - Additionally, the differential line circuit of FIG. 6 also includes a pair of electrically
conductive lines material 630. In one embodiment, the pair of electricallyconductive lines conductive lines - The differential line circuit of FIG. 6 also includes a pair of
transmission lines material 630. In particular the pair oftransmission lines conductive lines transmission lines transmission lines transmission lines - The differential line circuit of FIG. 6 also includes a top layer of electrically
conductive material 670 formed on the layer of insulatingmaterial 630. In one embodiment, the top layer of electricallyconductive material 670 is a ground plane. In an alternative embodiment, the top layer of electricallyconductive material 670 is a power plane. In a further embodiment, the top layer of electricallyconductive material 670 has a thickness (tCM2) of approximately 3 to 5 micrometers (μm). In further embodiments, the top layer of electricallyconductive material 670 is coupled to a power supply or a ground potential, allowing this layer to function as a direct current (DC) bus. In one embodiment, the top layer of electricallyconductive material 670 includes copper. In another embodiment, the top layer of electricallyconductive material 670 includes aluminum. In still another embodiment, the top layer of electricallyconductive material 670 includes any other suitably conductive material. - FIGS.7A-7C are cross-sectional views of another embodiment of a twisted pair differential line circuit according to the teachings of the present invention. The twisted pair differential line circuit, illustrated in FIGS. 7A-7C, is constructed in a similar manner according to any one of the methods presented in this application. The twisted pair differential line circuit includes a bottom layer of electrically
conductive material 720 formed on asubstrate 710. In one embodiment, the bottom layer of electricallyconductive material 720 is a ground plane. In an alternative embodiment, the bottom layer of electricallyconductive material 720 is a ground plane. In a further embodiment, the bottom layer of electricallyconductive material 720 has a thickness (tCM1) of approximately 3 to 5 micrometers (μm). In further embodiments, the bottom layer of electricallyconductive material 720 is coupled to a power supply or a ground potential, allowing this layer to function as a direct current (DC) bus. In one embodiment, the bottom layer of electricallyconductive material 720 includes copper. In another embodiment, the bottom layer of electricallyconductive material 720 includes aluminum. In still another embodiment, the bottom layer of electricallyconductive material 720 includes any other suitably conductive material. In one embodiment, thesubstrate 710 is a bulk semiconductor (e.g., material from the Si, SiGe and GaAs family). In an alternative embodiment, thesubstrate 710 is an insulator material. In another embodiment, thesubstrate 710 is a SOI (Silicon-On-Insulator) material. - The twisted pair differential line circuit, illustrated FIGS.7A-7C, also includes a layer of insulating
material 730 formed on the bottom layer of electricallyconductive material 720. In one embodiment, the layer of insulatingmaterial 730 is an oxide layer (e.g., SiO2). In an alternative embodiment, the layer of insulatingmaterial 730 is an insulator with a lower dielectric constant than SiO2. For example, a polyimide, with a dielectric constant, ∈=3, may be deposited by spin coating followed by curing, if required by electrical design. In one embodiment, the layer of insulatingmaterial 730 has a thickness (tIM1) of approximately 5 μm. - Additionally, the twisted pair differential line circuit, illustrated in FIGS.7A-7C, also includes a first pair of electrically
conductive lines material 730. In one embodiment, the first pair of electricallyconductive lines conductive lines - The twisted pair differential line circuit, illustrated in FIGS.7A-7C, also includes a
first transmission line 750 formed in the layer of insulatingmaterial 730. In particular thefirst transmission line 750 is formed between and parallel with the first pair of electricallyconductive lines first transmission line 750 has a width (wTL) of approximately 6 to 10 μm. In another embodiment, thefirst transmission line 750 has a thickness (tTL) of approximately 3 μm. - Additionally, the twisted pair differential line circuit, illustrated in FIGS.7A-7C, also includes a second pair of electrically
conductive lines material 730. In one embodiment, the second pair of electricallyconductive lines conductive lines - The twisted pair differential line circuit, illustrated in FIGS.7A-7C, also includes a
second transmission line 780 formed in the layer of insulatingmaterial 730. In particular thesecond transmission line 780 is formed between and parallel with the second pair of electricallyconductive lines second transmission line 780 has a width (wTL) of approximately 6 to 10 μm. In another embodiment, thesecond transmission line 780 has a thickness (tTL) of approximately 3 μm. In one embodiment, thefirst transmission line 750 and thesecond transmission line 780 are a pair of transmission lines adapted for conducting electronic signals in opposing directions. - Moreover, the
first transmission line 750 and thesecond transmission line 780 wind or twist around one another within the confines of the two pairs of electrically conductive lines (i.e., the first pair of electricallyconductive lines conductive lines first transmission line 750 and thesecond transmission line 780 are twisted around one another. In particular, FIG. 8A illustrates a top view of thefirst transmission line 750 and thesecond transmission line 780. FIG. 8B illustrates a side view of thefirst transmission line 750 and thesecond transmission line 780. - FIGS.7A-7C illustrate three different cross-sectional views of the twisted pair differential line circuit at different points at which the
first transmission line 750 and thesecond transmission line 780 are twisted around each other. In particular, FIG. 7A illustrates thefirst transmission line 750 is located in the bottom right comer of the layer of insulatingmaterial 730 while thesecond transmission line 780 is located in the top left comer of the layer of insulatingmaterial 730. FIG. 7B illustrates thefirst transmission line 750 and thesecond transmission line 780 at a different point at which the two are twisted around one another. In particular, FIG. 7B illustrates thefirst transmission line 750 is located in the top right comer of the layer of insulatingmaterial 730 while thesecond transmission line 780 is located in the bottom left comer of the layer of insulatingmaterial 730. FIG. 7C illustrates thefirst transmission line 750 and thesecond transmission line 780 at a different point at which the two are twisted around one another. In particular, FIG. 7C illustrates thefirst transmission line 750 is located in the top left comer of the layer of insulatingmaterial 730 while thesecond transmission line 780 is located in the bottom right comer of the layer of insulatingmaterial 730. - The twisted pair differential line circuit, illustrated in FIGS.7A-7C, also includes a top layer of electrically
conductive material 795 formed on the layer of insulatingmaterial 730. In one embodiment, the top layer of electricallyconductive material 795 is a ground plane. In an alternative embodiment, the top layer of electricallyconductive material 795 is a power plane. In a further embodiment, the top layer of electricallyconductive material 795 has a thickness (tCM2) of approximately 3 to 5 micrometers (μm). In further embodiments, the top layer of electricallyconductive material 795 is coupled to a power supply or a ground potential, allowing this layer to function as a direct current (DC) bus. In one embodiment, the top layer of electricallyconductive material 795 includes copper. In another embodiment, the top layer of electricallyconductive material 795 includes aluminum. In still another embodiment, the top layer of electricallyconductive material 795 includes any other suitably conductive material. - FIG. 9 is a block diagram which illustrates an embodiment of a
system 900 using line signaling according to teachings of the present invention. Thesystem 900 includes a lowoutput impedance driver 910 having a driver impedance, as is well known in the art. The lowoutput impedance driver 910 is coupled to atransmission line circuit 920. Embodiments of thetransmission line circuit 920 are described and presented above with reference to FIGS. 5-8. Moreover, thesystem 900 includes atermination circuit 930 having a termination impedance that is matched to the impedance of thetransmission line circuit 920. FIG. 10 is a block diagram which illustrates an embodiment of asystem 1000 according to teaching of the present invention. Thesystem 1000 includes anintegrated circuit 1010. Theintegrated circuit 1010 includes the transmission line circuit described and presented above with reference to FIGS. 5-8. Additionally, thesystem 1000 includes aprocessor 1020 that is operatively coupled to theintegrated circuit 1010. Theprocessor 1020 is coupled to theintegrated circuit 1010 through a system bus. In one embodiment, theprocessor 1020 and theintegrated circuit 1010 are on the same semiconductor chip. - Thus, improved methods and structures are provided for impedance-controlled low-loss lines in CMOS integrated circuits. The present invention offers a reduction in signal delay. Moreover, the present invention further provides a reduction in skew and crosstalk. Embodiments of the present invention also provide the fabrication of improved transmission lines for silicon-based integrated circuits using conventional CMOS fabrication techniques.
- Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. It is to be understood that the above description is intended to be illustrative, and not restrictive. Combinations of the above embodiments, and other embodiments will be apparent to those of skill in the art upon reviewing the above description. The scope of the invention includes any other applications in which the above structures and fabrication methods are used. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
Claims (26)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/164,475 US7101778B2 (en) | 1999-07-30 | 2002-06-06 | Transmission lines for CMOS integrated circuits |
US11/340,089 US7554829B2 (en) | 1999-07-30 | 2006-01-26 | Transmission lines for CMOS integrated circuits |
US12/431,181 US7869242B2 (en) | 1999-07-30 | 2009-04-28 | Transmission lines for CMOS integrated circuits |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/364,199 US6373740B1 (en) | 1999-07-30 | 1999-07-30 | Transmission lines for CMOS integrated circuits |
US10/164,475 US7101778B2 (en) | 1999-07-30 | 2002-06-06 | Transmission lines for CMOS integrated circuits |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/364,199 Division US6373740B1 (en) | 1999-07-30 | 1999-07-30 | Transmission lines for CMOS integrated circuits |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/340,089 Continuation US7554829B2 (en) | 1999-07-30 | 2006-01-26 | Transmission lines for CMOS integrated circuits |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020145901A1 true US20020145901A1 (en) | 2002-10-10 |
US7101778B2 US7101778B2 (en) | 2006-09-05 |
Family
ID=23433478
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/364,199 Expired - Fee Related US6373740B1 (en) | 1999-07-30 | 1999-07-30 | Transmission lines for CMOS integrated circuits |
US10/164,475 Expired - Fee Related US7101778B2 (en) | 1999-07-30 | 2002-06-06 | Transmission lines for CMOS integrated circuits |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/364,199 Expired - Fee Related US6373740B1 (en) | 1999-07-30 | 1999-07-30 | Transmission lines for CMOS integrated circuits |
Country Status (1)
Country | Link |
---|---|
US (2) | US6373740B1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030142569A1 (en) * | 2002-01-30 | 2003-07-31 | Micron Technology, Inc. | Capacitive techniques to reduce noise in high speed interconnections |
US20030174529A1 (en) * | 2002-03-13 | 2003-09-18 | Micron Technology, Inc. | High permeability layered films to reduce noise in high speed interconnects |
US20040233010A1 (en) * | 2003-05-22 | 2004-11-25 | Salman Akram | Atomic layer deposition (ALD) high permeability layered magnetic films to reduce noise in high speed interconnection |
US20050006727A1 (en) * | 2002-03-13 | 2005-01-13 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US7101778B2 (en) | 1999-07-30 | 2006-09-05 | Micron Technology, Inc. | Transmission lines for CMOS integrated circuits |
US7670646B2 (en) | 2002-05-02 | 2010-03-02 | Micron Technology, Inc. | Methods for atomic-layer deposition |
US8084370B2 (en) | 2006-08-31 | 2011-12-27 | Micron Technology, Inc. | Hafnium tantalum oxynitride dielectric |
US8278225B2 (en) | 2005-01-05 | 2012-10-02 | Micron Technology, Inc. | Hafnium tantalum oxide dielectrics |
US8501563B2 (en) | 2005-07-20 | 2013-08-06 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6255852B1 (en) | 1999-02-09 | 2001-07-03 | Micron Technology, Inc. | Current mode signal interconnects and CMOS amplifier |
US7554829B2 (en) * | 1999-07-30 | 2009-06-30 | Micron Technology, Inc. | Transmission lines for CMOS integrated circuits |
US7170361B1 (en) * | 2000-04-13 | 2007-01-30 | Micron Technology, Inc. | Method and apparatus of interposing voltage reference traces between signal traces in semiconductor devices |
US6573597B2 (en) * | 2001-10-29 | 2003-06-03 | Agilent Technologies, Inc. | Cross-over for quasi-coaxial transmission lines fabricated on a substrate |
JP2003174097A (en) * | 2001-12-06 | 2003-06-20 | Toshiba Corp | Semiconductor device and method of manufacturing the same |
US6900116B2 (en) * | 2002-03-13 | 2005-05-31 | Micron Technology Inc. | High permeability thin films and patterned thin films to reduce noise in high speed interconnections |
US7432774B2 (en) * | 2004-02-27 | 2008-10-07 | Micron Technology, Inc. | Microstrip line dielectric overlay |
US20060097815A1 (en) * | 2004-10-08 | 2006-05-11 | Charles Grasso | Method and system for memory signal transmission |
US7215208B2 (en) * | 2005-01-19 | 2007-05-08 | Paul William Ronald Self | Fully integrated frequency generator |
US20060164141A1 (en) * | 2005-01-21 | 2006-07-27 | Self Paul W R | Controlled delay line circuit with integrated transmission line reference |
US7375593B2 (en) * | 2005-01-19 | 2008-05-20 | Paul William Ronald Self | Circuits and methods of generating and controlling signals on an integrated circuit |
US20070018292A1 (en) * | 2005-07-22 | 2007-01-25 | Sehat Sutardja | Packaging for high speed integrated circuits |
US7295081B2 (en) * | 2005-08-29 | 2007-11-13 | Micron Technology, Inc. | Time delay oscillator for integrated circuits |
US7751242B2 (en) * | 2005-08-30 | 2010-07-06 | Micron Technology, Inc. | NAND memory device and programming methods |
CN101394707B (en) * | 2007-09-21 | 2011-11-30 | 鸿富锦精密工业(深圳)有限公司 | Flexible circuit board |
US8168891B1 (en) * | 2007-10-26 | 2012-05-01 | Force10 Networks, Inc. | Differential trace profile for printed circuit boards |
US8304659B2 (en) * | 2007-10-26 | 2012-11-06 | Force 10 Networks, Inc. | Differential trace profile for printed circuit boards |
US9103884B2 (en) * | 2008-03-05 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | De-embedding on-wafer devices |
CN101568225B (en) * | 2008-04-22 | 2011-11-09 | 鸿富锦精密工业(深圳)有限公司 | Flexible circuit board |
US8922293B2 (en) * | 2008-06-09 | 2014-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Microstrip lines with tunable characteristic impedance and wavelength |
US8279025B2 (en) * | 2008-12-09 | 2012-10-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Slow-wave coaxial transmission line having metal shield strips and dielectric strips with minimum dimensions |
US8324979B2 (en) * | 2009-02-25 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Coupled microstrip lines with ground planes having ground strip shields and ground conductor extensions |
KR101416159B1 (en) * | 2013-09-06 | 2014-07-14 | 주식회사 기가레인 | Printed curcuit board comprising contact pad |
CN105993122B (en) | 2013-11-29 | 2018-05-18 | 日产自动车株式会社 | Switching device |
US10044085B2 (en) | 2016-04-14 | 2018-08-07 | Wisconsin Alumni Research Foundation | Stretchable transmission lines and circuits for microwave and millimeter wave frequency wearable electronics |
Citations (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3478230A (en) * | 1967-04-17 | 1969-11-11 | United Aircraft Corp | Thermomagnetic generation of power in a superconductor |
US3676718A (en) * | 1971-03-26 | 1972-07-11 | Bell Telephone Labor Inc | Supercurrent structures utilizing mobil flux vortices |
US4372032A (en) * | 1979-09-04 | 1983-02-08 | The United States Of America As Represented By The Secretary Of The Navy | Normally off InP field effect transistor making process |
US4640871A (en) * | 1984-09-12 | 1987-02-03 | Sony Corporation | Magnetic material having high permeability in the high frequency range |
US4749888A (en) * | 1984-01-25 | 1988-06-07 | Agency Of Industrial Science & Technology | Josephson transmission line device |
US4962476A (en) * | 1988-07-26 | 1990-10-09 | Nec Corporation | Semiconductor memory device having bit lines less liable to have influences of the adjacent bit lines |
US4994688A (en) * | 1988-05-25 | 1991-02-19 | Hitachi Ltd. | Semiconductor device having a reference voltage generating circuit |
US5135889A (en) * | 1991-12-09 | 1992-08-04 | Micron Technology, Inc. | Method for forming a shielding structure for decoupling signal traces in a semiconductor |
US5157361A (en) * | 1991-05-10 | 1992-10-20 | Gruchalla Michael E | Nonlinear transmission line |
US5223808A (en) * | 1992-02-25 | 1993-06-29 | Hughes Aircraft Company | Planar ferrite phase shifter |
US5357138A (en) * | 1991-02-22 | 1994-10-18 | Nec Corporation | Coaxial wiring pattern structure in a multilayered wiring board |
US5363550A (en) * | 1992-12-23 | 1994-11-15 | International Business Machines Corporation | Method of Fabricating a micro-coaxial wiring structure |
US5663596A (en) * | 1995-12-21 | 1997-09-02 | Hughes Electronics | Integrated circuit spring contacts |
US5772153A (en) * | 1995-10-17 | 1998-06-30 | Abaunza; John T. | Aircraft icing sensors |
US5910684A (en) * | 1995-11-03 | 1999-06-08 | Micron Technology, Inc. | Integrated circuitry |
US6022787A (en) * | 1996-03-25 | 2000-02-08 | Micron Technology, Inc. | Method of making a structure for providing signal isolation and decoupling in an integrated circuit device |
US6133621A (en) * | 1998-10-15 | 2000-10-17 | Stmicroelectronics S.R.L. | Integrated shielded electric connection |
US6143616A (en) * | 1997-08-22 | 2000-11-07 | Micron Technology, Inc. | Methods of forming coaxial integrated circuitry interconnect lines |
US6181004B1 (en) * | 1999-01-22 | 2001-01-30 | Jerry D. Koontz | Digital signal processing assembly and test method |
US6226599B1 (en) * | 1997-03-05 | 2001-05-01 | Fujitsu Limted | Electromagnetic wave analyzer apparatus |
US6242796B1 (en) * | 1996-12-06 | 2001-06-05 | Hyundai Electronics Industries Co., Ltd. | Wiring structure of semiconductor memory device and formation method thereof |
US6255852B1 (en) * | 1999-02-09 | 2001-07-03 | Micron Technology, Inc. | Current mode signal interconnects and CMOS amplifier |
US6281042B1 (en) * | 1998-08-31 | 2001-08-28 | Micron Technology, Inc. | Structure and method for a high performance electronic packaging assembly |
US6350649B1 (en) * | 2000-10-30 | 2002-02-26 | Samsung Electronics Co., Ltd. | Bit line landing pad and borderless contact on bit line stud with etch stop layer and manufacturing method thereof |
US6373740B1 (en) * | 1999-07-30 | 2002-04-16 | Micron Technology, Inc. | Transmission lines for CMOS integrated circuits |
US6388198B1 (en) * | 1999-03-09 | 2002-05-14 | International Business Machines Corporation | Coaxial wiring within SOI semiconductor, PCB to system for high speed operation and signal quality |
US6420778B1 (en) * | 2001-06-01 | 2002-07-16 | Aralight, Inc. | Differential electrical transmission line structures employing crosstalk compensation and related methods |
US6433408B1 (en) * | 1999-01-08 | 2002-08-13 | Nec Corporation | Highly integrated circuit including transmission lines which have excellent characteristics |
US6545338B1 (en) * | 1999-10-28 | 2003-04-08 | Koninklijke Philips Electronics N.V. | Methods for implementing co-axial interconnect lines in a CMOS process for high speed RF and microwave applications |
US6555858B1 (en) * | 2000-11-15 | 2003-04-29 | Motorola, Inc. | Self-aligned magnetic clad write line and its method of formation |
US6569757B1 (en) * | 1999-10-28 | 2003-05-27 | Philips Electronics North America Corporation | Methods for forming co-axial interconnect lines in a CMOS process for high speed applications |
US20030173652A1 (en) * | 2002-03-13 | 2003-09-18 | Micron Technology, Inc. | High permeability thin films and patterned thin films to reduce noise in high speed interconnections |
US20030176025A1 (en) * | 2002-03-13 | 2003-09-18 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US6692898B2 (en) * | 2001-01-24 | 2004-02-17 | Infineon Technologies Ag | Self-aligned conductive line for cross-point magnetic memory integrated circuits |
US6764941B2 (en) * | 2000-10-30 | 2004-07-20 | Samsung Electronics Co., Ltd. | Bit line landing pad and borderless contact on bit line stud with localized etch stop layer and manufacturing method thereof |
US6787906B1 (en) * | 2000-10-30 | 2004-09-07 | Samsung Electronics Co., Ltd. | Bit line pad and borderless contact on bit line stud with localized etch stop layer formed in an undermined region |
US20050023650A1 (en) * | 2002-01-30 | 2005-02-03 | Micron Technology, Inc. | Capacitive techniques to reduce noise in high speed interconnections |
US20050030803A1 (en) * | 2002-03-13 | 2005-02-10 | Micron Technology, Inc. | High permeability layered films to reduce noise in high speed interconnects |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3816673A (en) * | 1971-01-25 | 1974-06-11 | Kokusai Denshin Denwa Co Ltd | Coaxial cable including at least one repeater |
US4308421A (en) * | 1978-01-18 | 1981-12-29 | Virginia Plastics Company | EMF Controlled multi-conductor cable |
US4933743A (en) | 1989-03-11 | 1990-06-12 | Fairchild Semiconductor Corporation | High performance interconnect system for an integrated circuit |
US5165046A (en) | 1989-11-06 | 1992-11-17 | Micron Technology, Inc. | High speed CMOS driver circuit |
US5510758A (en) * | 1993-04-07 | 1996-04-23 | Matsushita Electric Industrial Co., Ltd. | Multilayer microstrip wiring board with a semiconductor device mounted thereon via bumps |
-
1999
- 1999-07-30 US US09/364,199 patent/US6373740B1/en not_active Expired - Fee Related
-
2002
- 2002-06-06 US US10/164,475 patent/US7101778B2/en not_active Expired - Fee Related
Patent Citations (56)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3478230A (en) * | 1967-04-17 | 1969-11-11 | United Aircraft Corp | Thermomagnetic generation of power in a superconductor |
US3676718A (en) * | 1971-03-26 | 1972-07-11 | Bell Telephone Labor Inc | Supercurrent structures utilizing mobil flux vortices |
US4372032A (en) * | 1979-09-04 | 1983-02-08 | The United States Of America As Represented By The Secretary Of The Navy | Normally off InP field effect transistor making process |
US4749888A (en) * | 1984-01-25 | 1988-06-07 | Agency Of Industrial Science & Technology | Josephson transmission line device |
US4640871A (en) * | 1984-09-12 | 1987-02-03 | Sony Corporation | Magnetic material having high permeability in the high frequency range |
US4994688A (en) * | 1988-05-25 | 1991-02-19 | Hitachi Ltd. | Semiconductor device having a reference voltage generating circuit |
US4962476A (en) * | 1988-07-26 | 1990-10-09 | Nec Corporation | Semiconductor memory device having bit lines less liable to have influences of the adjacent bit lines |
US5357138A (en) * | 1991-02-22 | 1994-10-18 | Nec Corporation | Coaxial wiring pattern structure in a multilayered wiring board |
US5157361A (en) * | 1991-05-10 | 1992-10-20 | Gruchalla Michael E | Nonlinear transmission line |
US5135889A (en) * | 1991-12-09 | 1992-08-04 | Micron Technology, Inc. | Method for forming a shielding structure for decoupling signal traces in a semiconductor |
US5223808A (en) * | 1992-02-25 | 1993-06-29 | Hughes Aircraft Company | Planar ferrite phase shifter |
US5363550A (en) * | 1992-12-23 | 1994-11-15 | International Business Machines Corporation | Method of Fabricating a micro-coaxial wiring structure |
US5772153A (en) * | 1995-10-17 | 1998-06-30 | Abaunza; John T. | Aircraft icing sensors |
US5910684A (en) * | 1995-11-03 | 1999-06-08 | Micron Technology, Inc. | Integrated circuitry |
US5663596A (en) * | 1995-12-21 | 1997-09-02 | Hughes Electronics | Integrated circuit spring contacts |
US6022787A (en) * | 1996-03-25 | 2000-02-08 | Micron Technology, Inc. | Method of making a structure for providing signal isolation and decoupling in an integrated circuit device |
US6242796B1 (en) * | 1996-12-06 | 2001-06-05 | Hyundai Electronics Industries Co., Ltd. | Wiring structure of semiconductor memory device and formation method thereof |
US6226599B1 (en) * | 1997-03-05 | 2001-05-01 | Fujitsu Limted | Electromagnetic wave analyzer apparatus |
US6143616A (en) * | 1997-08-22 | 2000-11-07 | Micron Technology, Inc. | Methods of forming coaxial integrated circuitry interconnect lines |
US6281042B1 (en) * | 1998-08-31 | 2001-08-28 | Micron Technology, Inc. | Structure and method for a high performance electronic packaging assembly |
US6570248B1 (en) * | 1998-08-31 | 2003-05-27 | Micron Technology, Inc. | Structure and method for a high-performance electronic packaging assembly |
US6133621A (en) * | 1998-10-15 | 2000-10-17 | Stmicroelectronics S.R.L. | Integrated shielded electric connection |
US6433408B1 (en) * | 1999-01-08 | 2002-08-13 | Nec Corporation | Highly integrated circuit including transmission lines which have excellent characteristics |
US6181004B1 (en) * | 1999-01-22 | 2001-01-30 | Jerry D. Koontz | Digital signal processing assembly and test method |
US6255852B1 (en) * | 1999-02-09 | 2001-07-03 | Micron Technology, Inc. | Current mode signal interconnects and CMOS amplifier |
US6600339B2 (en) * | 1999-02-09 | 2003-07-29 | Micron Technology, Inc. | Current mode signal interconnects and CMOS amplifier |
US6737887B2 (en) * | 1999-02-09 | 2004-05-18 | Micron Technology, Inc. | Current mode signal interconnects and CMOS amplifier |
US6388198B1 (en) * | 1999-03-09 | 2002-05-14 | International Business Machines Corporation | Coaxial wiring within SOI semiconductor, PCB to system for high speed operation and signal quality |
US6373740B1 (en) * | 1999-07-30 | 2002-04-16 | Micron Technology, Inc. | Transmission lines for CMOS integrated circuits |
US6545338B1 (en) * | 1999-10-28 | 2003-04-08 | Koninklijke Philips Electronics N.V. | Methods for implementing co-axial interconnect lines in a CMOS process for high speed RF and microwave applications |
US6569757B1 (en) * | 1999-10-28 | 2003-05-27 | Philips Electronics North America Corporation | Methods for forming co-axial interconnect lines in a CMOS process for high speed applications |
US6787906B1 (en) * | 2000-10-30 | 2004-09-07 | Samsung Electronics Co., Ltd. | Bit line pad and borderless contact on bit line stud with localized etch stop layer formed in an undermined region |
US6764941B2 (en) * | 2000-10-30 | 2004-07-20 | Samsung Electronics Co., Ltd. | Bit line landing pad and borderless contact on bit line stud with localized etch stop layer and manufacturing method thereof |
US6350649B1 (en) * | 2000-10-30 | 2002-02-26 | Samsung Electronics Co., Ltd. | Bit line landing pad and borderless contact on bit line stud with etch stop layer and manufacturing method thereof |
US6555858B1 (en) * | 2000-11-15 | 2003-04-29 | Motorola, Inc. | Self-aligned magnetic clad write line and its method of formation |
US6692898B2 (en) * | 2001-01-24 | 2004-02-17 | Infineon Technologies Ag | Self-aligned conductive line for cross-point magnetic memory integrated circuits |
US6420778B1 (en) * | 2001-06-01 | 2002-07-16 | Aralight, Inc. | Differential electrical transmission line structures employing crosstalk compensation and related methods |
US20050023650A1 (en) * | 2002-01-30 | 2005-02-03 | Micron Technology, Inc. | Capacitive techniques to reduce noise in high speed interconnections |
US20030173653A1 (en) * | 2002-03-13 | 2003-09-18 | Micron Technology, Inc. | High permeability thin films and patterned thin films to reduce noise in high speed interconnections |
US6833317B2 (en) * | 2002-03-13 | 2004-12-21 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US20030176050A1 (en) * | 2002-03-13 | 2003-09-18 | Micron Technology Inc. | High permeability thin films and patterned thin films to reduce noise in high speed interconnections |
US20030176053A1 (en) * | 2002-03-13 | 2003-09-18 | Micron Technology, Inc. | High permeability thin films and patterned thin films to reduce noise in high speed interconnections |
US20030176023A1 (en) * | 2002-03-13 | 2003-09-18 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US6787888B2 (en) * | 2002-03-13 | 2004-09-07 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US20030176025A1 (en) * | 2002-03-13 | 2003-09-18 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US6794735B2 (en) * | 2002-03-13 | 2004-09-21 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US6815804B2 (en) * | 2002-03-13 | 2004-11-09 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US20030176052A1 (en) * | 2002-03-13 | 2003-09-18 | Micron Technology, Inc. | High permeability thin films and patterned thin films to reduce noise in high speed interconnections |
US20050007817A1 (en) * | 2002-03-13 | 2005-01-13 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US20050006727A1 (en) * | 2002-03-13 | 2005-01-13 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US6844256B2 (en) * | 2002-03-13 | 2005-01-18 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US6846738B2 (en) * | 2002-03-13 | 2005-01-25 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US20050017327A1 (en) * | 2002-03-13 | 2005-01-27 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US20030173652A1 (en) * | 2002-03-13 | 2003-09-18 | Micron Technology, Inc. | High permeability thin films and patterned thin films to reduce noise in high speed interconnections |
US6852613B2 (en) * | 2002-03-13 | 2005-02-08 | Micron Technology Inc. | High permeability thin films and patterned thin films to reduce noise in high speed interconnections |
US20050030803A1 (en) * | 2002-03-13 | 2005-02-10 | Micron Technology, Inc. | High permeability layered films to reduce noise in high speed interconnects |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7101778B2 (en) | 1999-07-30 | 2006-09-05 | Micron Technology, Inc. | Transmission lines for CMOS integrated circuits |
US7737536B2 (en) | 2002-01-30 | 2010-06-15 | Micron Technology, Inc. | Capacitive techniques to reduce noise in high speed interconnections |
US20030142569A1 (en) * | 2002-01-30 | 2003-07-31 | Micron Technology, Inc. | Capacitive techniques to reduce noise in high speed interconnections |
US20050006727A1 (en) * | 2002-03-13 | 2005-01-13 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US20050007817A1 (en) * | 2002-03-13 | 2005-01-13 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US7483286B2 (en) | 2002-03-13 | 2009-01-27 | Micron Technology, Inc. | Semiconductor memory device with high permeability lines interposed between adjacent transmission lines |
US7829979B2 (en) | 2002-03-13 | 2010-11-09 | Micron Technology, Inc. | High permeability layered films to reduce noise in high speed interconnects |
US20030174529A1 (en) * | 2002-03-13 | 2003-09-18 | Micron Technology, Inc. | High permeability layered films to reduce noise in high speed interconnects |
US20060261448A1 (en) * | 2002-03-13 | 2006-11-23 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US7327016B2 (en) | 2002-03-13 | 2008-02-05 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US7335968B2 (en) | 2002-03-13 | 2008-02-26 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US7391637B2 (en) | 2002-03-13 | 2008-06-24 | Micron Technology, Inc. | Semiconductor memory device with high permeability composite films to reduce noise in high speed interconnects |
US7670646B2 (en) | 2002-05-02 | 2010-03-02 | Micron Technology, Inc. | Methods for atomic-layer deposition |
US6970053B2 (en) | 2003-05-22 | 2005-11-29 | Micron Technology, Inc. | Atomic layer deposition (ALD) high permeability layered magnetic films to reduce noise in high speed interconnection |
US7154354B2 (en) | 2003-05-22 | 2006-12-26 | Micron Technology, Inc. | High permeability layered magnetic films to reduce noise in high speed interconnection |
US20050140462A1 (en) * | 2003-05-22 | 2005-06-30 | Micron Technology, Inc. | High permeability layered magnetic films to reduce noise in high speed interconnection |
US20040233010A1 (en) * | 2003-05-22 | 2004-11-25 | Salman Akram | Atomic layer deposition (ALD) high permeability layered magnetic films to reduce noise in high speed interconnection |
US8278225B2 (en) | 2005-01-05 | 2012-10-02 | Micron Technology, Inc. | Hafnium tantalum oxide dielectrics |
US8524618B2 (en) | 2005-01-05 | 2013-09-03 | Micron Technology, Inc. | Hafnium tantalum oxide dielectrics |
US8501563B2 (en) | 2005-07-20 | 2013-08-06 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
US8921914B2 (en) | 2005-07-20 | 2014-12-30 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
US8084370B2 (en) | 2006-08-31 | 2011-12-27 | Micron Technology, Inc. | Hafnium tantalum oxynitride dielectric |
US8466016B2 (en) | 2006-08-31 | 2013-06-18 | Micron Technolgy, Inc. | Hafnium tantalum oxynitride dielectric |
US8759170B2 (en) | 2006-08-31 | 2014-06-24 | Micron Technology, Inc. | Hafnium tantalum oxynitride dielectric |
Also Published As
Publication number | Publication date |
---|---|
US6373740B1 (en) | 2002-04-16 |
US7101778B2 (en) | 2006-09-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7101778B2 (en) | Transmission lines for CMOS integrated circuits | |
US7869242B2 (en) | Transmission lines for CMOS integrated circuits | |
US7737536B2 (en) | Capacitive techniques to reduce noise in high speed interconnections | |
US6255852B1 (en) | Current mode signal interconnects and CMOS amplifier | |
US6970053B2 (en) | Atomic layer deposition (ALD) high permeability layered magnetic films to reduce noise in high speed interconnection | |
US6498057B1 (en) | Method for implementing SOI transistor source connections using buried dual rail distribution | |
KR100420893B1 (en) | Microwave Integrated Circuit Passive Device Structure and Method for Reducing Signal Propagation Loss | |
US6833317B2 (en) | High permeability composite films to reduce noise in high speed interconnects | |
JP3284512B2 (en) | Semiconductor chip having on-chip ground plane and method of fabricating the same | |
US6852613B2 (en) | High permeability thin films and patterned thin films to reduce noise in high speed interconnections | |
US6756681B1 (en) | Radio frequency integrated circuit having increased substrate resistance enabling three dimensional interconnection with feedthroughs | |
Engeler et al. | Performance of refractory metal multilevel interconnection system | |
GB2248346A (en) | Multilayer semiconductor circuit module | |
US6087728A (en) | Interconnect design with controlled inductance |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.) |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20180905 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |