US20020131251A1 - Semiconductor card and method of fabrication - Google Patents

Semiconductor card and method of fabrication Download PDF

Info

Publication number
US20020131251A1
US20020131251A1 US09/809,781 US80978101A US2002131251A1 US 20020131251 A1 US20020131251 A1 US 20020131251A1 US 80978101 A US80978101 A US 80978101A US 2002131251 A1 US2002131251 A1 US 2002131251A1
Authority
US
United States
Prior art keywords
substrate
semiconductor
card
connecting segments
strip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/809,781
Other versions
US6462273B1 (en
Inventor
David Corisis
Todd Bolken
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Communications Inc
Round Rock Research LLC
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/809,781 priority Critical patent/US6462273B1/en
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CORISIS, DAVID J., BOLKEN, TODD O.
Publication of US20020131251A1 publication Critical patent/US20020131251A1/en
Application granted granted Critical
Publication of US6462273B1 publication Critical patent/US6462273B1/en
Assigned to SIEMENS COMMUNICATIONS, INC. reassignment SIEMENS COMMUNICATIONS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SIEMENS INFORMATION AND COMMUNICATION NETWORKS, INC.
Assigned to ROUND ROCK RESEARCH, LLC reassignment ROUND ROCK RESEARCH, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON TECHNOLOGY, INC.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K5/00Casings, cabinets or drawers for electric apparatus
    • H05K5/02Details
    • H05K5/0256Details of interchangeable modules or receptacles therefor, e.g. cartridge mechanisms
    • H05K5/026Details of interchangeable modules or receptacles therefor, e.g. cartridge mechanisms having standardized interfaces
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K5/00Casings, cabinets or drawers for electric apparatus
    • H05K5/06Hermetically-sealed casings
    • H05K5/065Hermetically-sealed casings sealed by encapsulation, e.g. waterproof resin forming an integral casing, injection moulding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Definitions

  • This invention relates generally to semiconductor manufacture, and more particularly to an improved semiconductor card, and to a method and to a system for fabricating the card.
  • cards One type of electronic assembly containing semiconductor components is referred to as a “card”. Examples of cards include multi media cards (MMC), memory cards, smart cards, and personal computer memory card international association (PCMCIA) cards. The present patent application refers to these types of cards as “semiconductor cards”. These cards are also sometimes referred to as “daughter boards”.
  • MMC multi media cards
  • PCMCIA personal computer memory card international association
  • the card typically includes a printed-circuit substrate (usually multilayer) that provides interconnection and power distribution for semiconductor components, such as semiconductor dice or packages, on the card.
  • the card also provides interconnect capability to a next level package, such as a mother printed-circuit board.
  • the card can include other types of electronic components such as resistors, inductors and capacitors.
  • the components are mounted to a circuit side of the board, and the external contacts for the card are contained on an opposing back side of the substrate.
  • the cards typically also include a separate cover adhesively attached to the substrate, which encloses all of the components on the circuit side of the card.
  • the cover can add thickness to the card. For most applications it is desirable to make the card as thin as possible.
  • the covers are typically fabricated separately, and then attached to the substrate using an adhesive. The cover represents a separate component which requires additional process steps, and which is subject to detachment from the substrate.
  • peripheral outlines and dimensions of the cards be as consistent as possible.
  • a typical fabrication processes is performed on a strip which is similar to a lead frame and contains several printed circuit substrates.
  • the individual cards are then separated from the strip using a singulation step such as sawing. Often the singulation step produces slivers, and roughened portions on the edges of the printed-circuit substrate. These defects can adversely affect the peripheral outline, dimensions and appearance of the card.
  • Specifications on the peripheral outline and dimensions of cards have been set by various industry standard setting bodies (e.g., PCMCIA) Defects such as slivers of substrate material, can make the peripheral outline of the card larger, such that the card does not meet the specifications.
  • the present invention is directed to a semiconductor card in which the components on the printed circuit substrate are encapsulated in a molded plastic body, such that the card can be made as thin as possible.
  • the fabrication process employs a strip of substrate material, and a singulation step, designed to reduce defects, such as substrate slivers and dimensional irregularities.
  • an improved semiconductor card and a method and a system for fabricating the card are provided.
  • the card includes a printed circuit substrate, which comprises an electrically insulating material, such as an organic polymer resin reinforced with glass fibers.
  • the substrate includes a circuit side with a pattern of conductors thereon, a back side with a pattern of external contacts thereon, and a plurality of interlevel conductors which electrically connect the conductors on the circuit side to the external contacts on the back side.
  • the substrate is initially a segment of a strip containing multiple substrates.
  • the strip is similar in function to a semiconductor lead frame, and allows various fabrication processes to be performed on several substrates at the same time.
  • the substrate is connected to the strip with connecting segments that are similar in function to tie bars on a semiconductor lead frame.
  • a peripheral outline of the substrate is defined by a peripheral opening in the strip.
  • the card also includes one or more semiconductor components mounted to the circuit side of the substrate in electrical communication with the conductors on the circuit side.
  • the semiconductor components can comprise bare dice wire bonded to the conductors, bumped dice flip chip mounted to the conductors, or semiconductor packages bonded to the conductors.
  • the card also includes a molded encapsulant on the circuit side of the substrate which encapsulates the components.
  • the card also includes a molded plastic body which covers the encapsulant, the remainder of the circuit side, and the edges of the substrate.
  • the plastic body includes one or more notches formed on edge portions thereof in alignment with the connecting segments for the substrate. Although most portions of the connecting segments are removed during singulation of the substrate from the strip, some portions of the connecting segments (e.g., slivers) can remain in the notches following the singulation step. However, because the notches are configured to enclose these remaining portions of the connecting segments, the peripheral outline and dimensions of the card can still meet specification.
  • the notches in addition to enclosing defects on the substrate also function to provide access to the connecting segments for singulating the substrate from the strip.
  • a method for fabricating the semiconductor card includes the initial step of providing the strip containing multiple printed circuit substrates.
  • the peripheral outline of each substrate on the strip is defined by the peripheral openings through the strip, and each substrate is connected to the strip by the connecting segments.
  • the method includes the steps of mounting the semiconductor components to the substrates on the strip, and then encapsulating the semiconductor components.
  • a molding step is performed to mold the plastic bodies to the substrates on the strip.
  • the molding step can be performed using a molding apparatus having mold cavities configured to mold the plastic bodies to the strips.
  • the mold cavities include pins configured to contact the connecting segments for the substrates, and to form the notches in the plastic bodies in alignment with the connecting segments.
  • a singulation step is performed by severing the connecting segments to separate the substrates from the strip. During the singulation step, the notches provide access for severing the connecting segments. In addition, any slivers from the connecting segments remain in the molded notches such that the peripheral outline of the card meets specification.
  • a system for performing the method includes the strip containing multiple printed circuit substrates connected to the strip by the connecting segments and defined by the peripheral openings in the panel.
  • the system includes the molding apparatus having the mold cavities for molding the plastic bodies to the substrates.
  • the system also includes the pins in the molding cavities configured to mold the notches into the plastic bodies and to hold the connecting segments down during the molding step.
  • the system also includes a punch apparatus having cutters configured to move through the notches in the plastic bodies to sever the connecting segments.
  • FIG. 1A is an enlarged plan view of a semiconductor card fabricated in accordance with the invention.
  • FIG. 1B is an enlarged bottom view of the semiconductor card
  • FIG. 1C is an enlarged side elevation view of the semiconductor card
  • FIG. 1D is an enlarged cross sectional view of the semiconductor card, taken along section line 1 D- 1 D of FIG. 1A;
  • FIG. 1E is an enlarged cross sectional view of the semiconductor card, taken along section line 1 E- 1 E of FIG. 1A;
  • FIG. 1F is an enlarged cross sectional view, equivalent to FIG. 1E, of an alternate embodiment semiconductor card
  • FIG. 1G is an enlarged cross sectional view of the semiconductor card, taken along section line 1 G- 1 G of FIG. 1E;
  • FIGS. 2 A- 2 F are schematic cross sectional views illustrating steps in a method for fabricating the semiconductor card in accordance with the invention
  • FIG. 3A is an enlarged schematic plan view of the semiconductor card during fabrication, taken along line 3 A- 3 A of FIG. 2A;
  • FIG. 3B is an enlarged schematic plan view of the semiconductor card during fabrication, taken along line 3 B- 3 B of FIG. 2B, and partially cut away;
  • FIG. 3C is an enlarged schematic plan view of the semiconductor card during fabrication, taken along line 3 C- 3 C of FIG. 2C, and partially cut away;
  • FIG. 3D is an enlarged schematic plan view of the semiconductor card during fabrication, taken along line 3 D- 3 D of FIG. 2D;
  • FIG. 3E is an enlarged schematic plan view of the semiconductor card during fabrication, taken along line 3 E- 3 E of FIG. 2E;
  • FIG. 3F is an enlarged schematic plan view of the semiconductor card during fabrication, taken along line 3 F- 3 F of FIG. 2F;
  • FIG. 4 is an enlarged cross sectional view taken along section line 4 of FIG. 3F.
  • FIG. 5 is a schematic view of a system constructed in accordance with the invention.
  • the card 10 includes a printed circuit substrate 12 , and a plurality of semiconductor components 14 (FIG. 1E) mounted to the substrate 12 .
  • the card 10 also includes an encapsulant 16 (FIG. 1E) on the substrate 12 encapsulating the components 14 , a plastic body 18 molded to the encapsulant 16 and to the substrate 12 , and an array of external contacts 20 (FIG. 1B) on the substrate 12 .
  • the substrate 12 comprises an electrically insulating material such as an organic polymer resin reinforced with glass fibers.
  • Suitable materials for the substrate 12 include bismaleimide-triazine (BT), epoxy resins (e.g., “FR-4” and “FR-5”), and polyimide resins. These materials can be formed with a desired thickness, and then punched, machined, or otherwise formed with a required peripheral configuration, and with required features.
  • a representative thickness of the substrate 12 can be from about 0.2 mm to 1.6 mm.
  • the substrate 12 is initially a segment of a strip 30 (FIG. 3A) which is used to fabricate several cards 10 at the same time.
  • the substrate 12 has a generally rectangular peripheral shape but with one chamfered corner 22 .
  • the substrate 12 includes a circuit side 24 (FIG. 1G) wherein the semiconductor components 14 are mounted, a back side 26 (FIG. 1B) wherein the external contacts 20 are located, and a peripheral edge 28 (FIG. 1B).
  • the circuit side 24 of the substrate 12 includes patterns of conductors 32 and contacts 36 .
  • the conductors 32 can comprise a highly conductive metal, such as copper, and are configured to provide separate electrical paths on the substrate 12 for the electrical components contained on the card 10 .
  • the contacts 36 provide electrical connection points for performing various electrical functions, such as testing the semiconductor components 14 , or other circuits and components on the substrate 12 .
  • the substrate 12 also includes conductive vias (not shown), or other interlevel conductors, that provide separate electrical paths through the substrate 12 between the conductors 32 , the contacts 36 , the components 14 , and the external contacts 20 (FIG. 1B).
  • the card also includes various other electrical components 40 on the substrate 12 , such as resistors, capacitors and inductors in electrical communication with the conductors 32 and with the semiconductor components 14 .
  • the semiconductor components 14 , the conductors 32 , and the electrical components 40 form a circuit 42 (FIG. 1G) on the substrate 12 that is configured to perform a desired function (e.g., memory storage, sound production, video production, product identification, etc.).
  • the external contacts 20 on the substrate 12 provide connection points for sending signals to the circuit 42 or for receiving signals generated by the circuit 42 .
  • the external contacts 20 are configured for mating electrical engagement with corresponding contacts (not shown) on a mother circuit board or other electrical assembly (not shown).
  • the external contacts 20 comprise planar pads formed of a non-oxidizing material such as gold.
  • other configurations for the external contacts 20 can be employed (e.g., bumps, pins, etc.).
  • the components 14 can comprise bare semiconductor dice wire bonded to the substrate 12 .
  • wires 44 are bonded to bond pads 62 (FIG. 1G) on the components 14 , and to corresponding bond pads 34 (FIG. 1G) on the substrate 12 in electrical communication with the conductors 32 .
  • the encapsulant 16 encapsulates the components 14 , the wires 44 and the associated wire bonds as well.
  • the encapsulant 16 can comprise a suitable curable polymer such as a “glob top” material, an epoxy resin, or a silicone material deposited and formed using a suitable process (e.g., molding, dispensing through a nozzle).
  • a curing step for the encapsulant such as heating in a oven may also be required.
  • a semiconductor card 10 A can include semiconductor components 14 A in the form of dice or packages flip chip mounted to a substrate 12 A, or semiconductor packages (e.g., TSOPs, chip scale packages) bonded to the substrate 12 A.
  • contacts 46 A on the components 14 A such as solder balls or C4 bumps, are bonded to corresponding contacts on the substrate 12 A.
  • an encapsulant 16 A encapsulates the components 14 A, and external contacts 20 A on the substrate 12 A provide outside electrical connection points for the card 10 A.
  • the card 10 A also includes a molded plastic body 18 A substantially similar to the molded plastic body 18 for card 10 .
  • the molded plastic body 18 for card 10 completely covers the circuit side 24 of the substrate 12 .
  • the molded plastic body 18 has a peripheral outline that substantially matches, but is slightly larger than the peripheral outline of the substrate 12 .
  • the molded plastic body 18 can comprise a Novolac based epoxy formed in a desired shape using a transfer molding process, and then cured using an oven.
  • the molded plastic body 18 also includes an edge portion 52 that covers the peripheral edge 28 of the substrate 12 but leaves the backside 26 of the substrate 12 and the external contacts 20 exposed.
  • the molded plastic body 18 includes a recessed face portion 48 configured to retain a label.
  • the label for example, can comprise a preprinted sheet of paper having art work on one side, and an adhesive on an opposing side.
  • the molded plastic body 18 includes a groove 50 that functions as a finger grip for handling the card 10 .
  • the molded plastic body 18 includes notches 38 formed in the edge portion 52 .
  • the notches 38 are generally hemispherical in shape, and extend completely through the edge portion 52 of the molded plastic body 18 .
  • the notches 38 can also extend a short distance into the substrate 12 such that the peripheral edge 28 of the substrate 12 is slightly notched.
  • there are four notches 38 consisting of two pairs located on opposing longitudinal sides of the card 10 .
  • the notches 38 align with connecting segments 54 (FIG. 3A) of the substrate 12 that initially attach the substrate 12 to the strip 30 .
  • One function of the notches 38 is to provide access for severing the connecting segments 54 to singulate the substrate 12 , and the card 10 , from the strip 30 following the fabrication process. Another function of the notches 38 is to provide an enclosed area for containing rough edges of the substrate 12 , or slivers of substrate material, that may form during severing of the connecting segments 54 .
  • FIGS. 2 A- 2 F and 3 A- 3 F steps in a method for fabricating the card 10 are illustrated.
  • the strip 30 containing the substrate 12 , as well as additional substrates 12 (not shown) is provided.
  • the strip 30 can also be described as a panel similar in construction to a semiconductor lead frame, and can include as many substrates as desired (e.g., two to eighteen).
  • the strip 30 facilitates the fabrication process in that different operations, such as die attach, wire bonding, molding and singulation can be performed at the same time on multiple substrates 12 .
  • the strip 30 can be constructed from a commercially produced bi-material core, such as a copper clad bismaleimide-triazine (BT) core, available from Mitsubishi Gas Chemical Corp., Japan.
  • a representative weight of the copper can be from 0.5 oz to 2 oz. per square foot.
  • the strip 30 can include indexing openings 56 that facilitate handling by automated equipment such as conveyors, magazines, die attachers, wire bonders and molding apparatus.
  • the substrate 12 on the strip 30 can include the conductors 32 , the contacts 36 and the electrical components 40 , configured substantially as previously described, on the circuit side 24 of the substrate 12 .
  • the substrate 12 can include the external contacts 20 on the backside 26 , and the vias (not shown) which electrically connect the external contacts 20 to the conductors 32 , to the electrical components 40 and to the contacts 36 .
  • the strip 30 also includes the connecting segments 54 configured to attach the substrate 12 to the strip 30 .
  • the connecting segments 54 are similar in structure and function to tie bars of a semiconductor lead frame.
  • a peripheral opening 58 though the strip 30 defines the peripheral outline of the substrate 12 .
  • the peripheral opening 58 is continuous except where the connecting segments 54 are located.
  • Adhesive layers 60 such as a curable adhesive (e.g., polyimide), or a tape material (“KAPTON” tape), can be used to adhesively attach the semiconductor components 14 to the substrate 12 .
  • a conventional die attacher can be used to perform the attachment process.
  • the semiconductor components 14 can be wire bonded to the substrate 12 by bonding the wires 44 to the bond pads 62 on the semiconductor components 14 and to the bond pads 34 on the substrate 12 .
  • a conventional wire bonder can be used to perform the wire bonding step.
  • a flip chip process e.g., C4
  • a TAB bonding process can be used to electrically connect the semiconductor components 14 to the conductors 32 .
  • the semiconductor components 14 A can include contacts 46 A (FIG. 1F) such as solder balls configured for bonding to the bond pads 34 on the substrate 12 using a solder reflow process.
  • the contacts 46 A can comprise conductive polymer bumps configured for bonding to the bond pads 34 on the substrate 12 using a curing process.
  • the encapsulant 16 can be formed on the semiconductor components 14 and on portions of the substrate 12 .
  • the encapsulant 16 can comprise a glob top material, such as an epoxy resin or silicone, deposited using a suitable deposition process and then cured.
  • the encapsulant 16 can comprise a Novolac based epoxy formed in a desired shape using a transfer molding process, and then cured using an oven.
  • the molded plastic body 18 is formed using a molding apparatus 64 .
  • the molding apparatus 64 can comprise a conventional transfer molding apparatus modified to include pins 74 to be hereinafter described.
  • the molding apparatus 64 includes a first plate 66 configured to contact the circuit side 24 of the substrate 12 .
  • the molding apparatus 64 includes a second plate 72 configured to contact the back side 26 of the substrate 12 . If desired, the back side 26 of the substrate 12 can be protected by tape or other protective member during the molding process.
  • the first plate 66 of the molding apparatus 64 includes a mold cavity 68 in fluid communication with a pressurized source 70 of a molding compound such as a Novolac based epoxy.
  • the mold cavity 68 is adapted to receive the molding compound and to mold the molded plastic body 18 over the encapsulant 16 , and on the circuit side 24 and peripheral edge 28 of the substrate 12 .
  • the mold cavity 68 is adapted to define features of the molded plastic body 18 such as the face portion 48 (FIG. 1A) and the groove 50 (FIG. 1A).
  • the first plate 66 and the second plate 72 are configured to apply pressure to the substrate 12 during the molding process to prevent molding compound from forming on portions of the substrate 12 such as on the back side 26 thereof (i.e., to prevent “flash” from forming).
  • the first plate 66 also includes four pins 74 located within the mold cavity 68 , which are configured to form the notches 38 (FIG. 1B) in the molded plastic body 18 .
  • the pins 74 align with the connecting segments 54 which attach the substrate 12 to the strip 30 .
  • the pins 74 are configured to contact the connecting segments 54 during the molding process. This forms the notches 38 (FIG. 1B) in the molded plastic body 18 in exact alignment with the connecting segments 54 .
  • the pins 74 are also configured to apply pressure to the connecting segments 54 , such that molding compound does not flow beneath the connecting segments 54 and form “flash” on the back side 26 of the substrate 12 .
  • the pins 74 are generally cylindrically shaped and form the notches 38 with a hemispherical shape.
  • the pins 74 can have other geometrical configurations adapted to form the notches 38 in other shapes (e.g., square, rectangular, quarter moon, etc.).
  • the molded plastic body 18 is shown following the molding process. As shown in FIG. 3D, the notches 38 in the molded plastic body 18 are aligned with the connecting segments 54 . However, the connecting segments 54 remain intact such that the substrate 18 remains connected to the strip 30 .
  • a singulating step is performed to sever the connecting segments 54 and separate the substrate 18 from the strip 30 .
  • a punch apparatus 76 can be provided.
  • the punch apparatus 76 can comprise a conventional punch or press that includes cutters 78 configured to sever the connecting segments 54 at their point of attachment to the substrate 18 .
  • the cutters 78 are sized and shaped similarly to the pins 74 , such that they are able to move through the notches 38 to sever the connecting segments 54 .
  • the notches 38 thus provide access for the cutters 78 to the connecting segments 54 .
  • the card 10 is illustrated following the singulating step but prior to removal from the strip 30 .
  • a peripheral outline 80 of the card 10 is defined by the peripheral opening 58 through the strip 30 .
  • the connecting segments 54 in the opening 58 have been severed such that the card 10 can be removed from the strip 30 .
  • one of the notches 38 is shown in an enlarged view.
  • the connecting segment 54 was not cleanly severed such that a sliver 82 of substrate material remains.
  • the sliver 82 is contained within the notches 38 such that the peripheral outline and dimensions of the card 10 will meet specification.
  • the notches 38 also function to shield rough edges that may have resulted from shearing of the connecting segments 54 .
  • the system 84 includes the strip 30 containing the substrates 12 .
  • the substrates 12 are defined by the peripheral openings 58 in the strip 30 , and are attached to the strip 30 by the connecting segments 54 (FIG. 3A).
  • the system 84 also includes the molding apparatus 64 having the pins 74 configured to contact the connecting segments 54 (FIG. 3C) during molding of the molded plastic body 18 .
  • the pins 74 form the notches 38 (FIG. 1A) in the molded plastic body 18 .
  • the system 84 also includes the punch apparatus 76 having cutters 78 configured to sever the connecting segments 54 (FIG. 3E).
  • the invention provides an improved semiconductor card, a method for fabricating the card, and a system for performing the method. While the invention has been described with reference to certain preferred embodiments, as will be apparent to those skilled in the art, certain changes and modifications can be made without departing from the scope of the invention as defined by the following claims.

Abstract

A semiconductor card includes a printed circuit substrate and one or more semiconductor components, such as dice or packages, mounted to the substrate. The substrate is initially a segment of a strip containing several substrates. The substrate is defined by a peripheral opening in the strip, and is connected to the strip by connecting segments. The card also includes a plastic body molded to the substrate and having notches that initially align with the connecting segments. The notches provide access for severing the connecting segments, and also enclose any slivers of substrate material resulting from severing of the connecting segments. A method for fabricating the package includes the steps of providing the strip, and providing a molding apparatus configured to mold the plastic body to the substrate. The molding apparatus includes pins configured to contact the connecting segments to form the notches. A system for performing the method includes the strip, the molding apparatus and a punch apparatus for severing the connecting segments.

Description

    FIELD OF THE INVENTION
  • This invention relates generally to semiconductor manufacture, and more particularly to an improved semiconductor card, and to a method and to a system for fabricating the card. [0001]
  • BACKGROUND OF THE INVENTION
  • One type of electronic assembly containing semiconductor components is referred to as a “card”. Examples of cards include multi media cards (MMC), memory cards, smart cards, and personal computer memory card international association (PCMCIA) cards. The present patent application refers to these types of cards as “semiconductor cards”. These cards are also sometimes referred to as “daughter boards”. [0002]
  • Typically, the card includes a printed-circuit substrate (usually multilayer) that provides interconnection and power distribution for semiconductor components, such as semiconductor dice or packages, on the card. The card also provides interconnect capability to a next level package, such as a mother printed-circuit board. In addition to semiconductor components, the card can include other types of electronic components such as resistors, inductors and capacitors. Typically the components are mounted to a circuit side of the board, and the external contacts for the card are contained on an opposing back side of the substrate. [0003]
  • In the past it has been common practice to encapsulate the semiconductor components contained on the circuit side of the substrate using a “glob top” encapsulant. The cards typically also include a separate cover adhesively attached to the substrate, which encloses all of the components on the circuit side of the card. One shortcoming of this approach is that the cover can add thickness to the card. For most applications it is desirable to make the card as thin as possible. Also, the covers are typically fabricated separately, and then attached to the substrate using an adhesive. The cover represents a separate component which requires additional process steps, and which is subject to detachment from the substrate. [0004]
  • Besides being as thin as possible, another requirement for these cards is that the peripheral outlines and dimensions of the cards be as consistent as possible. A typical fabrication processes is performed on a strip which is similar to a lead frame and contains several printed circuit substrates. The individual cards are then separated from the strip using a singulation step such as sawing. Often the singulation step produces slivers, and roughened portions on the edges of the printed-circuit substrate. These defects can adversely affect the peripheral outline, dimensions and appearance of the card. Specifications on the peripheral outline and dimensions of cards, have been set by various industry standard setting bodies (e.g., PCMCIA) Defects such as slivers of substrate material, can make the peripheral outline of the card larger, such that the card does not meet the specifications. [0005]
  • The present invention is directed to a semiconductor card in which the components on the printed circuit substrate are encapsulated in a molded plastic body, such that the card can be made as thin as possible. In addition, the fabrication process employs a strip of substrate material, and a singulation step, designed to reduce defects, such as substrate slivers and dimensional irregularities. [0006]
  • SUMMARY OF THE INVENTION
  • In accordance with the present invention, an improved semiconductor card, and a method and a system for fabricating the card are provided. [0007]
  • The card includes a printed circuit substrate, which comprises an electrically insulating material, such as an organic polymer resin reinforced with glass fibers. The substrate includes a circuit side with a pattern of conductors thereon, a back side with a pattern of external contacts thereon, and a plurality of interlevel conductors which electrically connect the conductors on the circuit side to the external contacts on the back side. The substrate is initially a segment of a strip containing multiple substrates. The strip is similar in function to a semiconductor lead frame, and allows various fabrication processes to be performed on several substrates at the same time. The substrate is connected to the strip with connecting segments that are similar in function to tie bars on a semiconductor lead frame. In addition, a peripheral outline of the substrate is defined by a peripheral opening in the strip. [0008]
  • The card also includes one or more semiconductor components mounted to the circuit side of the substrate in electrical communication with the conductors on the circuit side. The semiconductor components can comprise bare dice wire bonded to the conductors, bumped dice flip chip mounted to the conductors, or semiconductor packages bonded to the conductors. The card also includes a molded encapsulant on the circuit side of the substrate which encapsulates the components. The card also includes a molded plastic body which covers the encapsulant, the remainder of the circuit side, and the edges of the substrate. [0009]
  • The plastic body includes one or more notches formed on edge portions thereof in alignment with the connecting segments for the substrate. Although most portions of the connecting segments are removed during singulation of the substrate from the strip, some portions of the connecting segments (e.g., slivers) can remain in the notches following the singulation step. However, because the notches are configured to enclose these remaining portions of the connecting segments, the peripheral outline and dimensions of the card can still meet specification. The notches in addition to enclosing defects on the substrate also function to provide access to the connecting segments for singulating the substrate from the strip. [0010]
  • A method for fabricating the semiconductor card includes the initial step of providing the strip containing multiple printed circuit substrates. The peripheral outline of each substrate on the strip is defined by the peripheral openings through the strip, and each substrate is connected to the strip by the connecting segments. In addition, the method includes the steps of mounting the semiconductor components to the substrates on the strip, and then encapsulating the semiconductor components. [0011]
  • Following the encapsulating step, a molding step is performed to mold the plastic bodies to the substrates on the strip. The molding step can be performed using a molding apparatus having mold cavities configured to mold the plastic bodies to the strips. The mold cavities include pins configured to contact the connecting segments for the substrates, and to form the notches in the plastic bodies in alignment with the connecting segments. Following the molding, a singulation step is performed by severing the connecting segments to separate the substrates from the strip. During the singulation step, the notches provide access for severing the connecting segments. In addition, any slivers from the connecting segments remain in the molded notches such that the peripheral outline of the card meets specification. [0012]
  • A system for performing the method includes the strip containing multiple printed circuit substrates connected to the strip by the connecting segments and defined by the peripheral openings in the panel. In addition, the system includes the molding apparatus having the mold cavities for molding the plastic bodies to the substrates. The system also includes the pins in the molding cavities configured to mold the notches into the plastic bodies and to hold the connecting segments down during the molding step. The system also includes a punch apparatus having cutters configured to move through the notches in the plastic bodies to sever the connecting segments.[0013]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1A is an enlarged plan view of a semiconductor card fabricated in accordance with the invention; [0014]
  • FIG. 1B is an enlarged bottom view of the semiconductor card; [0015]
  • FIG. 1C is an enlarged side elevation view of the semiconductor card; [0016]
  • FIG. 1D is an enlarged cross sectional view of the semiconductor card, taken along [0017] section line 1D-1D of FIG. 1A;
  • FIG. 1E is an enlarged cross sectional view of the semiconductor card, taken along [0018] section line 1E-1E of FIG. 1A;
  • FIG. 1F is an enlarged cross sectional view, equivalent to FIG. 1E, of an alternate embodiment semiconductor card; [0019]
  • FIG. 1G is an enlarged cross sectional view of the semiconductor card, taken along [0020] section line 1G-1G of FIG. 1E;
  • FIGS. [0021] 2A-2F are schematic cross sectional views illustrating steps in a method for fabricating the semiconductor card in accordance with the invention;
  • FIG. 3A is an enlarged schematic plan view of the semiconductor card during fabrication, taken along [0022] line 3A-3A of FIG. 2A;
  • FIG. 3B is an enlarged schematic plan view of the semiconductor card during fabrication, taken along [0023] line 3B-3B of FIG. 2B, and partially cut away;
  • FIG. 3C is an enlarged schematic plan view of the semiconductor card during fabrication, taken along [0024] line 3C-3C of FIG. 2C, and partially cut away;
  • FIG. 3D is an enlarged schematic plan view of the semiconductor card during fabrication, taken along [0025] line 3D-3D of FIG. 2D;
  • FIG. 3E is an enlarged schematic plan view of the semiconductor card during fabrication, taken along [0026] line 3E-3E of FIG. 2E;
  • FIG. 3F is an enlarged schematic plan view of the semiconductor card during fabrication, taken along [0027] line 3F-3F of FIG. 2F;
  • FIG. 4 is an enlarged cross sectional view taken along [0028] section line 4 of FIG. 3F; and
  • FIG. 5 is a schematic view of a system constructed in accordance with the invention.[0029]
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • Referring to FIGS. [0030] 1A-1G, a semiconductor card 10 constructed in accordance with the invention is illustrated. The card 10 includes a printed circuit substrate 12, and a plurality of semiconductor components 14 (FIG. 1E) mounted to the substrate 12. The card 10 also includes an encapsulant 16 (FIG. 1E) on the substrate 12 encapsulating the components 14, a plastic body 18 molded to the encapsulant 16 and to the substrate 12, and an array of external contacts 20 (FIG. 1B) on the substrate 12.
  • The [0031] substrate 12 comprises an electrically insulating material such as an organic polymer resin reinforced with glass fibers. Suitable materials for the substrate 12 include bismaleimide-triazine (BT), epoxy resins (e.g., “FR-4” and “FR-5”), and polyimide resins. These materials can be formed with a desired thickness, and then punched, machined, or otherwise formed with a required peripheral configuration, and with required features. A representative thickness of the substrate 12 can be from about 0.2 mm to 1.6 mm. As will be further explained, the substrate 12 is initially a segment of a strip 30 (FIG. 3A) which is used to fabricate several cards 10 at the same time.
  • As shown in FIG. 1B, the [0032] substrate 12 has a generally rectangular peripheral shape but with one chamfered corner 22. The substrate 12 includes a circuit side 24 (FIG. 1G) wherein the semiconductor components 14 are mounted, a back side 26 (FIG. 1B) wherein the external contacts 20 are located, and a peripheral edge 28 (FIG. 1B). As shown in FIG. 1G, the circuit side 24 of the substrate 12 includes patterns of conductors 32 and contacts 36. For simplicity only a few of the conductors 32 are shown. The conductors 32 can comprise a highly conductive metal, such as copper, and are configured to provide separate electrical paths on the substrate 12 for the electrical components contained on the card 10. The contacts 36 provide electrical connection points for performing various electrical functions, such as testing the semiconductor components 14, or other circuits and components on the substrate 12. The substrate 12 also includes conductive vias (not shown), or other interlevel conductors, that provide separate electrical paths through the substrate 12 between the conductors 32, the contacts 36, the components 14, and the external contacts 20 (FIG. 1B).
  • In addition to the [0033] semiconductor components 14, the card also includes various other electrical components 40 on the substrate 12, such as resistors, capacitors and inductors in electrical communication with the conductors 32 and with the semiconductor components 14. The semiconductor components 14, the conductors 32, and the electrical components 40 form a circuit 42 (FIG. 1G) on the substrate 12 that is configured to perform a desired function (e.g., memory storage, sound production, video production, product identification, etc.).
  • The [0034] external contacts 20 on the substrate 12 provide connection points for sending signals to the circuit 42 or for receiving signals generated by the circuit 42. The external contacts 20 are configured for mating electrical engagement with corresponding contacts (not shown) on a mother circuit board or other electrical assembly (not shown). In the illustrative embodiment the external contacts 20 comprise planar pads formed of a non-oxidizing material such as gold. However, other configurations for the external contacts 20 can be employed (e.g., bumps, pins, etc.).
  • As shown in FIG. 1E, the [0035] components 14 can comprise bare semiconductor dice wire bonded to the substrate 12. In this case, wires 44 are bonded to bond pads 62 (FIG. 1G) on the components 14, and to corresponding bond pads 34 (FIG. 1G) on the substrate 12 in electrical communication with the conductors 32. As also shown in FIG. 1E, the encapsulant 16 encapsulates the components 14, the wires 44 and the associated wire bonds as well. The encapsulant 16 can comprise a suitable curable polymer such as a “glob top” material, an epoxy resin, or a silicone material deposited and formed using a suitable process (e.g., molding, dispensing through a nozzle). Depending on the encapsulant a curing step for the encapsulant such as heating in a oven may also be required.
  • As an alternative to wire bonding, and as shown in FIG. 1F, a [0036] semiconductor card 10A can include semiconductor components 14A in the form of dice or packages flip chip mounted to a substrate 12A, or semiconductor packages (e.g., TSOPs, chip scale packages) bonded to the substrate 12A. In either case, contacts 46A on the components 14A, such as solder balls or C4 bumps, are bonded to corresponding contacts on the substrate 12A. In addition, an encapsulant 16A encapsulates the components 14A, and external contacts 20A on the substrate 12A provide outside electrical connection points for the card 10A. The card 10A also includes a molded plastic body 18A substantially similar to the molded plastic body 18 for card 10.
  • Referring again to FIGS. 1A and 1B, the molded [0037] plastic body 18 for card 10 completely covers the circuit side 24 of the substrate 12. In addition, the molded plastic body 18 has a peripheral outline that substantially matches, but is slightly larger than the peripheral outline of the substrate 12. As will be further explained, the molded plastic body 18 can comprise a Novolac based epoxy formed in a desired shape using a transfer molding process, and then cured using an oven.
  • As shown in FIG. 1B, the molded [0038] plastic body 18 also includes an edge portion 52 that covers the peripheral edge 28 of the substrate 12 but leaves the backside 26 of the substrate 12 and the external contacts 20 exposed. In addition, as shown in FIGS. 1A and 1D, the molded plastic body 18 includes a recessed face portion 48 configured to retain a label. The label, for example, can comprise a preprinted sheet of paper having art work on one side, and an adhesive on an opposing side. As also shown in FIGS. 1A and 1D, the molded plastic body 18 includes a groove 50 that functions as a finger grip for handling the card 10.
  • As also shown in FIGS. 1A and 1B, the molded [0039] plastic body 18 includes notches 38 formed in the edge portion 52. In the illustrative embodiment, the notches 38 are generally hemispherical in shape, and extend completely through the edge portion 52 of the molded plastic body 18. The notches 38 can also extend a short distance into the substrate 12 such that the peripheral edge 28 of the substrate 12 is slightly notched. In the illustrative embodiment, there are four notches 38 consisting of two pairs located on opposing longitudinal sides of the card 10. The notches 38 align with connecting segments 54 (FIG. 3A) of the substrate 12 that initially attach the substrate 12 to the strip 30. One function of the notches 38 is to provide access for severing the connecting segments 54 to singulate the substrate 12, and the card 10, from the strip 30 following the fabrication process. Another function of the notches 38 is to provide an enclosed area for containing rough edges of the substrate 12, or slivers of substrate material, that may form during severing of the connecting segments 54.
  • Referring to FIGS. [0040] 2A-2F and 3A-3F, steps in a method for fabricating the card 10 are illustrated. Initially as shown in FIGS. 2A and 3A, the strip 30 containing the substrate 12, as well as additional substrates 12 (not shown) is provided. The strip 30 can also be described as a panel similar in construction to a semiconductor lead frame, and can include as many substrates as desired (e.g., two to eighteen). The strip 30 facilitates the fabrication process in that different operations, such as die attach, wire bonding, molding and singulation can be performed at the same time on multiple substrates 12. If desired, the strip 30 can be constructed from a commercially produced bi-material core, such as a copper clad bismaleimide-triazine (BT) core, available from Mitsubishi Gas Chemical Corp., Japan. A representative weight of the copper can be from 0.5 oz to 2 oz. per square foot.
  • As shown in FIG. 3A, the [0041] strip 30 can include indexing openings 56 that facilitate handling by automated equipment such as conveyors, magazines, die attachers, wire bonders and molding apparatus. In addition, the substrate 12 on the strip 30 can include the conductors 32, the contacts 36 and the electrical components 40, configured substantially as previously described, on the circuit side 24 of the substrate 12. Similarly, the substrate 12 can include the external contacts 20 on the backside 26, and the vias (not shown) which electrically connect the external contacts 20 to the conductors 32, to the electrical components 40 and to the contacts 36.
  • The [0042] strip 30 also includes the connecting segments 54 configured to attach the substrate 12 to the strip 30. The connecting segments 54 are similar in structure and function to tie bars of a semiconductor lead frame. As also shown in FIG. 3A, a peripheral opening 58 though the strip 30 defines the peripheral outline of the substrate 12. The peripheral opening 58 is continuous except where the connecting segments 54 are located.
  • Next, as shown in FIGS. 2B and 3B, the [0043] semiconductor components 14 are mounted to the circuit side 24 of the substrate 12. Adhesive layers 60 (FIG. 2B) such as a curable adhesive (e.g., polyimide), or a tape material (“KAPTON” tape), can be used to adhesively attach the semiconductor components 14 to the substrate 12. Also, a conventional die attacher can be used to perform the attachment process.
  • As shown in FIG. 3B, the [0044] semiconductor components 14 can be wire bonded to the substrate 12 by bonding the wires 44 to the bond pads 62 on the semiconductor components 14 and to the bond pads 34 on the substrate 12. A conventional wire bonder can be used to perform the wire bonding step. Alternately, instead of wire bonding, a flip chip process (e.g., C4), or a TAB bonding process, can be used to electrically connect the semiconductor components 14 to the conductors 32.
  • As another alternative, the [0045] semiconductor components 14A (FIG. 1F) can include contacts 46A (FIG. 1F) such as solder balls configured for bonding to the bond pads 34 on the substrate 12 using a solder reflow process. Alternately, the contacts 46A (FIG. 1F) can comprise conductive polymer bumps configured for bonding to the bond pads 34 on the substrate 12 using a curing process.
  • As also shown in FIGS. 2B and 3B, following wire bonding, the [0046] encapsulant 16 can be formed on the semiconductor components 14 and on portions of the substrate 12. The encapsulant 16 can comprise a glob top material, such as an epoxy resin or silicone, deposited using a suitable deposition process and then cured. As another alternative the encapsulant 16 can comprise a Novolac based epoxy formed in a desired shape using a transfer molding process, and then cured using an oven.
  • Next, as shown in FIGS. 2C and 3C, the molded [0047] plastic body 18 is formed using a molding apparatus 64. The molding apparatus 64 can comprise a conventional transfer molding apparatus modified to include pins 74 to be hereinafter described. The molding apparatus 64 includes a first plate 66 configured to contact the circuit side 24 of the substrate 12. In addition, the molding apparatus 64 includes a second plate 72 configured to contact the back side 26 of the substrate 12. If desired, the back side 26 of the substrate 12 can be protected by tape or other protective member during the molding process.
  • The [0048] first plate 66 of the molding apparatus 64 includes a mold cavity 68 in fluid communication with a pressurized source 70 of a molding compound such as a Novolac based epoxy. The mold cavity 68 is adapted to receive the molding compound and to mold the molded plastic body 18 over the encapsulant 16, and on the circuit side 24 and peripheral edge 28 of the substrate 12. In addition, the mold cavity 68 is adapted to define features of the molded plastic body 18 such as the face portion 48 (FIG. 1A) and the groove 50 (FIG. 1A).
  • The [0049] first plate 66 and the second plate 72 are configured to apply pressure to the substrate 12 during the molding process to prevent molding compound from forming on portions of the substrate 12 such as on the back side 26 thereof (i.e., to prevent “flash” from forming). The first plate 66 also includes four pins 74 located within the mold cavity 68, which are configured to form the notches 38 (FIG. 1B) in the molded plastic body 18.
  • As shown in FIG. 3C, the [0050] pins 74 align with the connecting segments 54 which attach the substrate 12 to the strip 30. The pins 74 are configured to contact the connecting segments 54 during the molding process. This forms the notches 38 (FIG. 1B) in the molded plastic body 18 in exact alignment with the connecting segments 54. The pins 74 are also configured to apply pressure to the connecting segments 54, such that molding compound does not flow beneath the connecting segments 54 and form “flash” on the back side 26 of the substrate 12. In the illustrative embodiment the pins 74 are generally cylindrically shaped and form the notches 38 with a hemispherical shape. However, the pins 74 can have other geometrical configurations adapted to form the notches 38 in other shapes (e.g., square, rectangular, quarter moon, etc.).
  • Referring to FIGS. 2D and 3D, the molded [0051] plastic body 18 is shown following the molding process. As shown in FIG. 3D, the notches 38 in the molded plastic body 18 are aligned with the connecting segments 54. However, the connecting segments 54 remain intact such that the substrate 18 remains connected to the strip 30.
  • Next, as shown in FIGS. 2E and 3E, a singulating step is performed to sever the connecting [0052] segments 54 and separate the substrate 18 from the strip 30. For performing the singulating step, a punch apparatus 76 can be provided. The punch apparatus 76 can comprise a conventional punch or press that includes cutters 78 configured to sever the connecting segments 54 at their point of attachment to the substrate 18. The cutters 78 are sized and shaped similarly to the pins 74, such that they are able to move through the notches 38 to sever the connecting segments 54. The notches 38 thus provide access for the cutters 78 to the connecting segments 54.
  • Referring to FIGS. 2F and 3F, the [0053] card 10 is illustrated following the singulating step but prior to removal from the strip 30. As shown in FIG. 3F, a peripheral outline 80 of the card 10 is defined by the peripheral opening 58 through the strip 30. In addition, the connecting segments 54 in the opening 58 have been severed such that the card 10 can be removed from the strip 30.
  • Referring to FIG. 4, one of the [0054] notches 38 is shown in an enlarged view. In this case, the connecting segment 54 was not cleanly severed such that a sliver 82 of substrate material remains. However, the sliver 82 is contained within the notches 38 such that the peripheral outline and dimensions of the card 10 will meet specification. The notches 38 also function to shield rough edges that may have resulted from shearing of the connecting segments 54.
  • Referring to FIG. 5, a [0055] system 84 configured to perform the method of the invention is illustrated. The system 84 includes the strip 30 containing the substrates 12. In addition, the substrates 12 are defined by the peripheral openings 58 in the strip 30, and are attached to the strip 30 by the connecting segments 54 (FIG. 3A). The system 84 also includes the molding apparatus 64 having the pins 74 configured to contact the connecting segments 54 (FIG. 3C) during molding of the molded plastic body 18. In addition, the pins 74 form the notches 38 (FIG. 1A) in the molded plastic body 18. The system 84 also includes the punch apparatus 76 having cutters 78 configured to sever the connecting segments 54 (FIG. 3E).
  • Thus the invention provides an improved semiconductor card, a method for fabricating the card, and a system for performing the method. While the invention has been described with reference to certain preferred embodiments, as will be apparent to those skilled in the art, certain changes and modifications can be made without departing from the scope of the invention as defined by the following claims. [0056]

Claims (50)

What is claimed is:
1. A semiconductor card comprising:
a printed circuit substrate having a circuit side, a back side and a peripheral edge, the substrate comprising a plurality of conductors on the circuit side and a plurality of external contacts on the back side in electrical communication with the conductors;
at least one semiconductor component on the circuit side in electrical communication with the conductors; and
a plastic body molded to the circuit side and to the peripheral edge, the plastic body covering the semiconductor component and leaving the external contacts exposed.
2. The semiconductor card of claim 1 further comprising at least one notch in the plastic body configured to enclose a portion of the peripheral edge of the substrate.
3. The semiconductor card of claim 1 further comprising an encapsulant on the circuit side encapsulating the semiconductor component.
4. The semiconductor card of claim 1 wherein the plastic body leaves the back side of the substrate exposed.
5. The semiconductor card of claim 1 wherein the plastic body comprises an epoxy resin.
6. A semiconductor card comprising:
a printed circuit substrate which is initially a segment of a strip and initially connected to the strip with a plurality of connecting segments;
at least one semiconductor component on the substrate; and
a plastic body molded to the substrate on the semiconductor component, the plastic body comprising an edge portion and a plurality of notches in the edge portion configured to enclose portions of the connecting segments remaining on the substrate.
7. The semiconductor card of claim 5 wherein the substrate comprises a peripheral edge and the plastic body is molded to the peripheral edge.
8. The semiconductor card of claim 5 further comprising an encapsulant on the substrate encapsulating the semiconductor component.
9. The semiconductor card of claim 5 wherein the portions of the connecting segments comprise at least one sliver contained in a notch.
10. The semiconductor card of claim 5 wherein the substrate comprises a circuit side wherein the plastic body is molded and an exposed back side having a plurality of external contacts in electrical communication with the semiconductor component.
11. The semiconductor card of claim 5 wherein the semiconductor component comprises a semiconductor die wire bonded or flip chip mounted to the substrate.
12. The semiconductor card of claim 5 wherein the semiconductor component comprises a semiconductor package bonded to the substrate.
13. The semiconductor card of claim 5 wherein the plastic body comprises an epoxy resin.
14. A semiconductor card comprising:
a printed circuit substrate comprising a circuit side having a plurality of conductors thereon, a back side having a plurality of external contacts thereon in electrical communication with the conductors, and a peripheral edge;
at least one semiconductor component on the circuit side in electrical communication with the conductors; and
a plastic body molded to the circuit side and peripheral edge and covering the semiconductor component, the plastic body comprising an edge portion and at least one notch in the edge portion configured to enclose a selected portion of the peripheral edge such that an outline of the card is not affected by a sliver on the selected portion.
15. The semiconductor card of claim 14 wherein the sliver comprises a portion of a connecting segment configured to attach the substrate to a panel.
16. The semiconductor card of claim 14 wherein the notch has a generally hemispherical shape.
17. The semiconductor card of claim 14 further comprising an encapsulant on the circuit side encapsulating the semiconductor component.
18. The semiconductor card of claim 14 wherein the semiconductor component comprises a die wire bonded or flip chip mounted to the substrate.
19. The semiconductor card of claim 14 wherein the semiconductor component comprises a package having contacts bonded to the substrate.
20. A semiconductor card comprising:
a printed circuit substrate comprising a reinforced organic polymer resin, the substrate initially defined by a peripheral opening in a strip and attached to the strip with a plurality of connecting segments, the substrate having a circuit side, a back side with a plurality of external contacts thereon, and a peripheral edge;
at least one semiconductor component on the circuit side in electrical communication with the external contacts; and
a plastic body molded to the circuit side and to the peripheral edge and covering the semiconductor component while leaving the back side exposed, the plastic body comprising a plurality of notches configured to enclose portions of the peripheral edge proximate to the connecting segments.
21. The semiconductor card of claim 20 wherein at least one portion of the peripheral edge comprise a sliver of a connecting segment.
22. The semiconductor card of claim 20 wherein the notches are generally hemispherical in shape.
23. The semiconductor card of claim 20 wherein the plastic body comprises a Novoloc epoxy resin.
24. The semiconductor card of claim 20 wherein the plastic body comprises four notches.
25. A method for fabricating a semiconductor card comprising:
providing a strip comprising a substrate and at least one connecting segment connecting the substrate to the strip;
mounting at least one semiconductor component to the substrate;
molding a plastic body on the substrate and over the semiconductor component; and
forming a notch in the plastic body during the molding step configured to enclose an edge portion of the substrate proximate to the connecting segment.
26. The method of claim 25 wherein the molding step is performed by placing a pin in contact with the connecting segment to form the notch.
27. The method of claim 25 wherein the substrate comprises a circuit side and a peripheral edge and the plastic body is molded to the circuit side and to the peripheral edge.
28. The method of claim 25 wherein the plastic body comprises an epoxy resin.
29. The method of claim 25 wherein the substrate comprises a reinforced organic polymer resin.
30. The method of claim 25 wherein the mounting step comprises wire bonding or flip chip mounting the semiconductor component to the substrate.
31. A method for fabricating a semiconductor card comprising:
providing a strip comprising a plurality of substrates, the strip comprising a plurality of peripheral openings defining the substrates and a plurality of connecting segments attaching the substrates to the strip;
mounting a plurality of semiconductor components to the substrates;
molding a plurality of plastic bodies to the substrates;
placing a plurality of pins on the connecting segments during the molding step configured to form a plurality of notches in the plastic bodies proximate to the connecting segments; and
severing the connecting segments using the notches to provide access and to enclose portions of the connecting segments which remain following the severing step.
32. The method of claim 31 wherein the severing step is performed by placing cutters through the notches.
33. The method of claim 31 wherein the substrates comprise peripheral edges and the plastic bodies are molded to the peripheral edges.
34. The method of claim 31 further comprising encapsulating the semiconductor components with an encapsulant and covering the encapsulant with the plastic bodies.
35. The method of claim 31 wherein the substrates comprise circuit sides wherein the semiconductor components are mounted and back side which are not covered by the plastic bodies.
36. A method for fabricating a semiconductor card comprising:
providing a strip comprising a plurality of reinforced organic polymer substrates, the strip comprising a plurality of peripheral openings defining the substrates and a plurality of connecting segments attaching the substrates to the strip;
mounting a plurality of semiconductor components to the substrates;
providing a molding apparatus comprising a plurality of mold cavities containing a plurality of pins configured to contact the connecting segments and to mold plastic bodies on the substrate having notches aligned with the connecting segments;
molding the plastic bodies to the substrates using the molding apparatus;
providing a punch apparatus comprising a plurality of cutters configured to move through the notches to sever the connecting segments; and
severing the connecting segments using the punch apparatus.
37. The method of claim 36 wherein the substrate comprise peripheral edges and the notches are located proximate to the peripheral edges and are configured to enclose portions of the connecting segments which remain following the severing step.
38. The method of claim 36 wherein the mounting step comprises wire bonding the semiconductor components to the substrate.
39. The method of claim 36 wherein the mounting step comprises flip chip mounting the semiconductor components to the substrate.
40. The method of claim 36 wherein the mounting step comprises bonding the semiconductor components to the substrate.
41. A method for fabricating a semiconductor card comprising:
providing a strip comprising a substrate and a plurality of connecting segments connecting the substrate to the strip, the substrate comprising a circuit side, a back side having a plurality of external contacts and a peripheral edge;
mounting at least one semiconductor component to the circuit side in electrical communication with the external contacts;
molding a plastic body on the circuit side comprising an edge portion on the peripheral edge;
forming a plurality of notches in the edge portion during the molding step proximate to the peripheral edge; and
severing the connecting segments by moving cutters through the notches.
42. The method of claim 41 further comprising encapsulating the semiconductor component prior to the molding step.
43. The method of claim 41 wherein the molding step is performed using a mold cavity having a plurality of pins for contacting the connecting segments.
44. The method of claim 41 wherein the plastic body comprises an epoxy resin.
45. The method of claim 41 wherein the mounting step comprises wire bonding, bonding or flip chip mounting the semiconductor components.
46. A system for fabricating a semiconductor card comprising:
a strip comprising a plurality of reinforced organic polymer substrates, the strip comprising a plurality of peripheral openings defining the substrates and a plurality of connecting segments attaching the substrates to the strip; and
a molding apparatus comprising a plurality of mold cavities containing a plurality of pins configured to contact the connecting segments and to mold plastic bodies on the substrate having notches aligned with the connecting segments.
47. The system of claim 46 further comprising a punch apparatus comprising a plurality of cutters configured to move through the notches to sever the connecting segments.
48. The system of claim 46 the substrates comprise circuit sides, back sides and peripheral edges and the molding apparatus is configured to mold the plastic bodies to the circuit sides and to the peripheral edges.
49. The system of claim 46 wherein the notches are configured to enclose slivers of the connecting segments.
50. The system of claim 46 wherein the molding apparatus is configured to mold an epoxy resin to form the plastic bodies.
US09/809,781 2001-03-16 2001-03-16 Semiconductor card and method of fabrication Expired - Lifetime US6462273B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/809,781 US6462273B1 (en) 2001-03-16 2001-03-16 Semiconductor card and method of fabrication

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/809,781 US6462273B1 (en) 2001-03-16 2001-03-16 Semiconductor card and method of fabrication

Publications (2)

Publication Number Publication Date
US20020131251A1 true US20020131251A1 (en) 2002-09-19
US6462273B1 US6462273B1 (en) 2002-10-08

Family

ID=25202202

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/809,781 Expired - Lifetime US6462273B1 (en) 2001-03-16 2001-03-16 Semiconductor card and method of fabrication

Country Status (1)

Country Link
US (1) US6462273B1 (en)

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020186549A1 (en) * 2001-06-11 2002-12-12 Bolken Todd O. Alternative method used to package multi media card by transfer molding
US6963142B2 (en) 2001-10-26 2005-11-08 Micron Technology, Inc. Flip chip integrated package mount support
US20060071313A1 (en) * 2004-10-06 2006-04-06 Cheng-Hsien Kuo Memory card and method of fabricating the same
EP1662427A1 (en) * 2004-11-28 2006-05-31 Advanced Flash Memory Card Technology Co., Ltd. Memory card and method of fabricating the same
US20060220201A1 (en) * 2005-03-31 2006-10-05 Chin-Tong Liu Structure of memory card packaging and method of forming the same
US20060289500A1 (en) * 2005-05-11 2006-12-28 Naohisa Okumura Semiconductor memory card comprising semiconductor memory chip
US20070005839A1 (en) * 2005-06-30 2007-01-04 Foehringer Richard B Port expander device and method
US20070004095A1 (en) * 2005-06-30 2007-01-04 Foehringer Richard B Packaging method and apparatus
US7193305B1 (en) * 2004-11-03 2007-03-20 Amkor Technology, Inc. Memory card ESC substrate insert
WO2008051838A2 (en) * 2006-10-20 2008-05-02 Sandisk Corporation Portable memory devices and method therefor
CN100446241C (en) * 2005-06-30 2008-12-24 矽品精密工业股份有限公司 Semiconductor device capable of holding large size chip and producing method and relative carrier thereof
US20090310316A1 (en) * 2006-07-25 2009-12-17 Panasonic Corporation Circuit board and mobile electronic apparatus
US7928010B2 (en) 2006-10-20 2011-04-19 Sandisk Corporation Method for producing portable memory devices
US8013332B2 (en) 2006-10-20 2011-09-06 Sandisk Technologies Inc. Portable memory devices
US20130258622A1 (en) * 2012-04-03 2013-10-03 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US9439334B2 (en) 2012-04-03 2016-09-06 X-Card Holdings, Llc Information carrying card comprising crosslinked polymer composition, and method of making the same
US20170111077A1 (en) * 2015-10-15 2017-04-20 Samsung Electronics Co., Ltd Case and electronic device including the same
USD843334S1 (en) * 2016-05-11 2019-03-19 Ngk Insulators, Ltd. Flexible printed circuits
CN111383929A (en) * 2018-12-28 2020-07-07 中芯集成电路(宁波)有限公司 Wafer plastic packaging method, wafer level packaging structure, packaging method thereof and plastic packaging mold
US10906287B2 (en) 2013-03-15 2021-02-02 X-Card Holdings, Llc Methods of making a core layer for an information carrying card, and resulting products
US11361204B2 (en) 2018-03-07 2022-06-14 X-Card Holdings, Llc Metal card

Families Citing this family (71)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6001672A (en) * 1997-02-25 1999-12-14 Micron Technology, Inc. Method for transfer molding encapsulation of a semiconductor die with attached heat sink
US7830666B2 (en) 2000-01-06 2010-11-09 Super Talent Electronics, Inc. Manufacturing process for single-chip MMC/SD flash memory device with molded asymmetric circuit board
US8141240B2 (en) 1999-08-04 2012-03-27 Super Talent Electronics, Inc. Manufacturing method for micro-SD flash memory card
US7941916B1 (en) 2004-07-08 2011-05-17 Super Talent Electronics, Inc. Manufacturing method for memory card
US7264992B2 (en) * 2004-08-06 2007-09-04 Paul Hsueh Removable flash integrated memory module card and method of manufacture
US20080286990A1 (en) * 2003-12-02 2008-11-20 Super Talent Electronics, Inc. Direct Package Mold Process For Single Chip SD Flash Cards
US6624005B1 (en) * 2000-09-06 2003-09-23 Amkor Technology, Inc. Semiconductor memory cards and method of making same
WO2002082364A1 (en) * 2001-04-02 2002-10-17 Hitachi, Ltd. Semiconductor device and its manufacturing method
US20080169541A1 (en) * 2001-09-19 2008-07-17 Jeffrey Alan Miks Enhanced durability multimedia card
JP3735553B2 (en) * 2001-09-28 2006-01-18 株式会社東芝 Card type electronic equipment
US6910635B1 (en) 2002-10-08 2005-06-28 Amkor Technology, Inc. Die down multi-media card and method of making same
US6798047B1 (en) 2002-12-26 2004-09-28 Amkor Technology, Inc. Pre-molded leadframe
US20050030723A1 (en) * 2003-02-19 2005-02-10 Miks Jeffrey Alan Fully-molded or lidded circuit module assembly having edge-stiffening interlock features
US7095103B1 (en) 2003-05-01 2006-08-22 Amkor Technology, Inc. Leadframe based memory card
US20050013106A1 (en) * 2003-07-17 2005-01-20 Takiar Hem P. Peripheral card with hidden test pins
EP1649410A2 (en) * 2003-07-17 2006-04-26 SanDisk Corporation Memory card with raised portion
US7416132B2 (en) * 2003-07-17 2008-08-26 Sandisk Corporation Memory card with and without enclosure
US7713841B2 (en) 2003-09-19 2010-05-11 Micron Technology, Inc. Methods for thinning semiconductor substrates that employ support structures formed on the substrates
US20050064679A1 (en) * 2003-09-19 2005-03-24 Farnworth Warren M. Consolidatable composite materials, articles of manufacture formed therefrom, and fabrication methods
US8998620B2 (en) * 2003-12-02 2015-04-07 Super Talent Technology, Corp. Molding method for COB-EUSB devices and metal housing package
US8102657B2 (en) 2003-12-02 2012-01-24 Super Talent Electronics, Inc. Single shot molding method for COB USB/EUSB devices with contact pad ribs
US20050155787A1 (en) * 2004-01-20 2005-07-21 Pierre Liu Transparent small memory card
US7673080B1 (en) 2004-02-12 2010-03-02 Super Talent Electronics, Inc. Differential data transfer for flash memory card
US20050195581A1 (en) * 2004-03-08 2005-09-08 Super Talent Electronics, Inc. PC card assembly with panels having substantially identical connection structures
US7173826B1 (en) 2004-03-08 2007-02-06 Super Talent Electronics, Inc. PC card assembly with frame having longitudinal slot
US7433196B1 (en) 2004-04-14 2008-10-07 Super Talent Electronics, Inc. Card-type electronic apparatus assembly using ultrasonic joining
US7008240B1 (en) 2004-04-16 2006-03-07 Super Talent Electronics, Inc. PC card assembly
US7556986B1 (en) 2004-04-21 2009-07-07 Amkor Technology, Inc. Tape supported memory card leadframe structure
JP4651332B2 (en) * 2004-04-26 2011-03-16 ルネサスエレクトロニクス株式会社 Memory card
US7244665B2 (en) * 2004-04-29 2007-07-17 Micron Technology, Inc. Wafer edge ring structures and methods of formation
US20050281010A1 (en) * 2004-06-18 2005-12-22 Super Talent Electronics, Inc. Contact pad arrangement for integrated SD/MMC system
US7032827B2 (en) * 2004-06-18 2006-04-25 Super Talent Electronics, Inc. Combination SD/MMC flash memory card with thirteen contact pads
US6944028B1 (en) * 2004-06-19 2005-09-13 C-One Technology Corporation Storage memory device
US20080195817A1 (en) * 2004-07-08 2008-08-14 Super Talent Electronics, Inc. SD Flash Memory Card Manufacturing Using Rigid-Flex PCB
US7009846B1 (en) 2004-07-30 2006-03-07 Super Talent Electronics, Inc. 13-Pin socket for combination SD/MMC flash memory system
US20060083044A1 (en) * 2004-10-14 2006-04-20 Chen Chi H MMC memory card with TSOP package
US7201327B1 (en) 2004-10-18 2007-04-10 Amkor Technology, Inc. Memory card and its manufacturing method
US7235423B1 (en) 2004-11-05 2007-06-26 Super Talent Electronics, Inc. Molded memory card production using carrier strip
KR100574996B1 (en) * 2004-11-25 2006-05-02 삼성전자주식회사 Semiconductor package and memory card using the same, and mold for fabricating the memory card
US7220915B1 (en) * 2005-02-17 2007-05-22 Amkor Technology, Inc. Memory card and its manufacturing method
US7112875B1 (en) 2005-02-17 2006-09-26 Amkor Technology, Inc. Secure digital memory card using land grid array structure
US20090021921A1 (en) * 2005-04-26 2009-01-22 Amkor Technology, Inc. Memory card and its manufacturing method
US7719845B1 (en) * 2005-04-26 2010-05-18 Amkor Technology, Inc. Chamfered memory card module and method of making same
US8022519B2 (en) * 2005-05-19 2011-09-20 Sandisk Technologies Inc. System-in-a-package based flash memory card
US7601563B2 (en) * 2005-06-10 2009-10-13 Kingston Technology Corporation Small form factor molded memory card and a method thereof
US7378301B2 (en) * 2005-06-10 2008-05-27 Kingston Technology Corporation Method for molding a small form factor digital memory card
US7968377B2 (en) * 2005-09-22 2011-06-28 Stats Chippac Ltd. Integrated circuit protruding pad package system
US7375975B1 (en) 2005-10-31 2008-05-20 Amkor Technology, Inc. Enhanced durability memory card
US20070120291A1 (en) * 2005-11-28 2007-05-31 Hung Hsieh C Method for forming lugs of micro-SD
US7837120B1 (en) 2005-11-29 2010-11-23 Amkor Technology, Inc. Modular memory card and method of making same
CN1980549A (en) * 2005-12-09 2007-06-13 深圳富泰宏精密工业有限公司 Chip-card holding structure
US7359204B1 (en) 2006-02-15 2008-04-15 Amkor Technology, Inc. Multiple cover memory card
DE102006012738A1 (en) * 2006-03-17 2007-09-20 Infineon Technologies Ag Benefits of a composite board with semiconductor chips and plastic housing composition as well as methods and molding for the production thereof
US20070270040A1 (en) * 2006-05-05 2007-11-22 Jang Sang J Chamfered Memory Card
US7705475B2 (en) * 2006-08-03 2010-04-27 Stats Chippac Ltd. Integrated circuit package system
US8254134B2 (en) 2007-05-03 2012-08-28 Super Talent Electronics, Inc. Molded memory card with write protection switch assembly
US8102658B2 (en) * 2007-07-05 2012-01-24 Super Talent Electronics, Inc. Micro-SD to secure digital adaptor card and manufacturing method
US8242616B1 (en) * 2008-08-29 2012-08-14 Renesas Electronics Corporation Method for manufacturing semiconductor device and molded structure
JP5575067B2 (en) * 2011-07-20 2014-08-20 株式会社東芝 Semiconductor device and manufacturing method thereof
US8649820B2 (en) 2011-11-07 2014-02-11 Blackberry Limited Universal integrated circuit card apparatus and related methods
USD669479S1 (en) * 2012-01-13 2012-10-23 Research In Motion Limited Device smart card
USD669478S1 (en) * 2012-01-13 2012-10-23 Research In Motion Limited Device smart card
US8936199B2 (en) 2012-04-13 2015-01-20 Blackberry Limited UICC apparatus and related methods
USD703208S1 (en) 2012-04-13 2014-04-22 Blackberry Limited UICC apparatus
USD701864S1 (en) 2012-04-23 2014-04-01 Blackberry Limited UICC apparatus
US20140204539A1 (en) * 2013-01-24 2014-07-24 Bradley Dean Loomis Package and tray system for interchanging device components
USD759022S1 (en) * 2013-03-13 2016-06-14 Nagrastar Llc Smart card interface
USD729808S1 (en) * 2013-03-13 2015-05-19 Nagrastar Llc Smart card interface
USD758372S1 (en) * 2013-03-13 2016-06-07 Nagrastar Llc Smart card interface
USD780763S1 (en) * 2015-03-20 2017-03-07 Nagrastar Llc Smart card interface
USD864968S1 (en) 2015-04-30 2019-10-29 Echostar Technologies L.L.C. Smart card interface

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2498814B1 (en) * 1981-01-26 1985-12-20 Burroughs Corp HOUSING FOR INTEGRATED CIRCUIT, MEANS FOR MOUNTING AND MANUFACTURING METHOD
US4460537A (en) * 1982-07-26 1984-07-17 Motorola, Inc. Slot transfer molding apparatus and methods
US4688152A (en) * 1986-08-11 1987-08-18 National Semiconductor Corporation Molded pin grid array package GPT
US4772761A (en) * 1987-05-04 1988-09-20 Amp Incorporated Sealed electrical components and method of making same
US5216278A (en) * 1990-12-04 1993-06-01 Motorola, Inc. Semiconductor device having a pad array carrier package
US5557150A (en) * 1992-02-07 1996-09-17 Lsi Logic Corporation Overmolded semiconductor package
US5729894A (en) * 1992-07-21 1998-03-24 Lsi Logic Corporation Method of assembling ball bump grid array semiconductor packages
JP2531382B2 (en) * 1994-05-26 1996-09-04 日本電気株式会社 Ball grid array semiconductor device and manufacturing method thereof
FR2722915B1 (en) * 1994-07-21 1997-01-24 Sgs Thomson Microelectronics BGA INJECTION MOLDING HOUSING
US6184575B1 (en) 1994-08-26 2001-02-06 National Semiconductor Corporation Ultra-thin composite package for integrated circuits
SG46955A1 (en) * 1995-10-28 1998-03-20 Inst Of Microelectronics Ic packaging lead frame for reducing chip stress and deformation
DE29518707U1 (en) 1995-11-25 1996-01-18 Stocko Metallwarenfab Henkels Contact unit for card-shaped carrier elements of electronic assemblies
DE19615980C2 (en) 1996-04-22 1999-02-04 Fraunhofer Ges Forschung Data carrier card with an intermediate card product
US6068191A (en) 1996-08-01 2000-05-30 Siemens Aktiengesellschaft Smart card with card body and semiconductor chip on a leadframe
JPH10163368A (en) * 1996-12-02 1998-06-19 Fujitsu Ltd Manufacture of semiconductor device and semiconductor device
DE19708617C2 (en) 1997-03-03 1999-02-04 Siemens Ag Chip card module and method for its production as well as this comprehensive chip card
US5940275A (en) 1997-08-08 1999-08-17 Xircom, Inc. PCMCIA card frame connector and cover assembly
US6324069B1 (en) * 1997-10-29 2001-11-27 Hestia Technologies, Inc. Chip package with molded underfill
KR100272737B1 (en) * 1998-01-09 2001-01-15 윤종용 reel printed circuit board and chip on board packages using the reel printed circuit board
EP0942392A3 (en) * 1998-03-13 2000-10-18 Kabushiki Kaisha Toshiba Chip card
US6040622A (en) * 1998-06-11 2000-03-21 Sandisk Corporation Semiconductor package using terminals formed on a conductive layer of a circuit board
US5933328A (en) 1998-07-28 1999-08-03 Sandisk Corporation Compact mechanism for removable insertion of multiple integrated circuit cards into portable and other electronic devices
US6163474A (en) 1999-01-05 2000-12-19 Intel Corporation Memory card which is thermally controlled
JP3768761B2 (en) * 2000-01-31 2006-04-19 株式会社日立製作所 Semiconductor device and manufacturing method thereof

Cited By (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7220615B2 (en) * 2001-06-11 2007-05-22 Micron Technology, Inc. Alternative method used to package multimedia card by transfer molding
US20050023583A1 (en) * 2001-06-11 2005-02-03 Bolken Todd O. Multi media card formed by transfer molding
US20050022378A1 (en) * 2001-06-11 2005-02-03 Bolken Todd O. Apparatus used to package multimedia card by transfer molding
US20060157838A1 (en) * 2001-06-11 2006-07-20 Bolken Todd O Multimedia card and transfer molding method
US20020186549A1 (en) * 2001-06-11 2002-12-12 Bolken Todd O. Alternative method used to package multi media card by transfer molding
US6963142B2 (en) 2001-10-26 2005-11-08 Micron Technology, Inc. Flip chip integrated package mount support
US20060071313A1 (en) * 2004-10-06 2006-04-06 Cheng-Hsien Kuo Memory card and method of fabricating the same
US7230279B2 (en) 2004-10-06 2007-06-12 Advanced Flash Memory Card Technology Co., Ltd. Memory card
US7193305B1 (en) * 2004-11-03 2007-03-20 Amkor Technology, Inc. Memory card ESC substrate insert
EP1662427A1 (en) * 2004-11-28 2006-05-31 Advanced Flash Memory Card Technology Co., Ltd. Memory card and method of fabricating the same
US20060220201A1 (en) * 2005-03-31 2006-10-05 Chin-Tong Liu Structure of memory card packaging and method of forming the same
US20060289500A1 (en) * 2005-05-11 2006-12-28 Naohisa Okumura Semiconductor memory card comprising semiconductor memory chip
US20070004095A1 (en) * 2005-06-30 2007-01-04 Foehringer Richard B Packaging method and apparatus
US20070005839A1 (en) * 2005-06-30 2007-01-04 Foehringer Richard B Port expander device and method
CN100446241C (en) * 2005-06-30 2008-12-24 矽品精密工业股份有限公司 Semiconductor device capable of holding large size chip and producing method and relative carrier thereof
US7533457B2 (en) * 2005-06-30 2009-05-19 Intel Corporation Packaging method for circuit board
US20090310316A1 (en) * 2006-07-25 2009-12-17 Panasonic Corporation Circuit board and mobile electronic apparatus
US8134840B2 (en) * 2006-07-25 2012-03-13 Panasonic Corporation Circuit board and mobile electronic apparatus
WO2008051838A2 (en) * 2006-10-20 2008-05-02 Sandisk Corporation Portable memory devices and method therefor
WO2008051838A3 (en) * 2006-10-20 2008-06-12 Sandisk Corp Portable memory devices and method therefor
US7928010B2 (en) 2006-10-20 2011-04-19 Sandisk Corporation Method for producing portable memory devices
US8013332B2 (en) 2006-10-20 2011-09-06 Sandisk Technologies Inc. Portable memory devices
US9122968B2 (en) * 2012-04-03 2015-09-01 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US10611907B2 (en) 2012-04-03 2020-04-07 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US20130258622A1 (en) * 2012-04-03 2013-10-03 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US9183486B2 (en) * 2012-04-03 2015-11-10 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US9275321B2 (en) 2012-04-03 2016-03-01 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US9439334B2 (en) 2012-04-03 2016-09-06 X-Card Holdings, Llc Information carrying card comprising crosslinked polymer composition, and method of making the same
US9594999B2 (en) 2012-04-03 2017-03-14 X-Card Holdings, Llc Information carrying card comprising crosslinked polymer composition, and method of making the same
US11560474B2 (en) 2012-04-03 2023-01-24 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US9688850B2 (en) 2012-04-03 2017-06-27 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US10127489B2 (en) 2012-04-03 2018-11-13 X-Card Holdings, Llc Information carrying card comprising crosslinked polymer composition, and method of making the same
US11555108B2 (en) 2012-04-03 2023-01-17 Idemia America Corp. Information carrying card comprising a cross-linked polymer composition, and method of making the same
US11390737B2 (en) 2012-04-03 2022-07-19 X-Card Holdings, Llc Method of making an information carrying card comprising a cross-linked polymer composition
US10255539B2 (en) 2012-04-03 2019-04-09 X-Card Holdings, Llc Information carrying card comprising crosslinked polymer composition, and method of making the same
US10392502B2 (en) 2012-04-03 2019-08-27 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US10570281B2 (en) 2012-04-03 2020-02-25 X-Card Holdings, Llc. Information carrying card comprising a cross-linked polymer composition, and method of making the same
US20130255078A1 (en) * 2012-04-03 2013-10-03 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US11359084B2 (en) 2012-04-03 2022-06-14 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US10836894B2 (en) 2012-04-03 2020-11-17 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US11359085B2 (en) 2012-04-03 2022-06-14 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US11170281B2 (en) 2012-04-03 2021-11-09 Idemia America Corp. Information carrying card comprising crosslinked polymer composition, and method of making the same
US10906287B2 (en) 2013-03-15 2021-02-02 X-Card Holdings, Llc Methods of making a core layer for an information carrying card, and resulting products
US11884051B2 (en) 2013-03-15 2024-01-30 X-Card Holdings, Llc Methods of making a core layer for an information carrying card, and resulting products
US10153799B2 (en) * 2015-10-15 2018-12-11 Samsung Electronics Co., Ltd. Electronic device case and material layer details of the same
US20170111077A1 (en) * 2015-10-15 2017-04-20 Samsung Electronics Co., Ltd Case and electronic device including the same
USRE49451E1 (en) * 2015-10-15 2023-03-07 Samsung Electronics Co., Ltd. Electronic device case and material layer details of the same
USD843334S1 (en) * 2016-05-11 2019-03-19 Ngk Insulators, Ltd. Flexible printed circuits
US11361204B2 (en) 2018-03-07 2022-06-14 X-Card Holdings, Llc Metal card
US11853824B2 (en) 2018-03-07 2023-12-26 X-Card Holdings, Llc Metal card
CN111383929A (en) * 2018-12-28 2020-07-07 中芯集成电路(宁波)有限公司 Wafer plastic packaging method, wafer level packaging structure, packaging method thereof and plastic packaging mold

Also Published As

Publication number Publication date
US6462273B1 (en) 2002-10-08

Similar Documents

Publication Publication Date Title
US6462273B1 (en) Semiconductor card and method of fabrication
US7279781B2 (en) Two-stage transfer molding device to encapsulate MMC module
US7193161B1 (en) SiP module with a single sided lid
US7112875B1 (en) Secure digital memory card using land grid array structure
US6124637A (en) Carrier strip and molded flex circuit ball grid array and method of making
US7365420B2 (en) Semiconductor packages and methods for making and using same
EP1639644B1 (en) Integrated circuit package having stacked integrated circuits and method therefor
US7939920B2 (en) Multiple die integrated circuit package
US7169651B2 (en) Process and lead frame for making leadless semiconductor packages
US7220615B2 (en) Alternative method used to package multimedia card by transfer molding
TW200828523A (en) Multi-component package with both top and bottom side connection pads for three-dimensional packaging
EP0764345A1 (en) Multi-layer lead frame
EP0923120A1 (en) Method for manufacturing semiconductor device
US7633763B1 (en) Double mold memory card and its manufacturing method
KR980012324A (en) Manufacturing method of chip scale package
US20080251938A1 (en) Semiconductor chip package and method of manufacture
US20020003308A1 (en) Semiconductor chip package and method for fabricating the same
US6576988B2 (en) Semiconductor package
US6339253B1 (en) Semiconductor package
US9034697B2 (en) Apparatus and methods for quad flat no lead packaging
US6551855B1 (en) Substrate strip and manufacturing method thereof
JPH04340750A (en) Manufacture of semiconductor device
KR19990025703A (en) Chip scale package and its manufacturing method
KR19980050049U (en) Semiconductor package
KR19990002607U (en) Semiconductor package

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CORISIS, DAVID J.;BOLKEN, TODD O.;REEL/FRAME:011629/0292;SIGNING DATES FROM 20010313 TO 20010314

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: SIEMENS COMMUNICATIONS, INC., FLORIDA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SIEMENS INFORMATION AND COMMUNICATION NETWORKS, INC.;REEL/FRAME:018011/0050

Effective date: 20041001

AS Assignment

Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416

Effective date: 20091223

Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416

Effective date: 20091223

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12