US20020094604A1 - Method for fabricating a multilayer ceramic substrate - Google Patents

Method for fabricating a multilayer ceramic substrate Download PDF

Info

Publication number
US20020094604A1
US20020094604A1 US10/081,948 US8194802A US2002094604A1 US 20020094604 A1 US20020094604 A1 US 20020094604A1 US 8194802 A US8194802 A US 8194802A US 2002094604 A1 US2002094604 A1 US 2002094604A1
Authority
US
United States
Prior art keywords
ceramic substrate
conductive pattern
multilayer ceramic
fabricating
insulation layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/081,948
Inventor
Masaaki Hayama
Noboru Mouri
Hayami Matsunaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/081,948 priority Critical patent/US20020094604A1/en
Publication of US20020094604A1 publication Critical patent/US20020094604A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4867—Applying pastes or inks, e.g. screen printing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
    • H05K3/207—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using a prefabricated paste pattern, ink pattern or powder pattern
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4647—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits by applying an insulating layer around previously made via studs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/11003—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the bump preform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/09—Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092—Dispersed materials, e.g. conductive pastes or inks
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/01—Tools for processing; Objects used during processing
    • H05K2203/0104—Tools for processing; Objects used during processing for patterning or coating
    • H05K2203/0113—Female die used for patterning or transferring, e.g. temporary substrate having recessed pattern
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/386—Improvement of the adhesion between the insulating substrate and the metal by the use of an organic polymeric bonding layer, e.g. adhesive
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4061—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in inorganic insulating substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
    • H05K3/4605—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated made from inorganic insulating material
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4664—Adding a circuit layer by thick film methods, e.g. printing techniques or by other techniques for making conductive patterns by using pastes, inks or powders
    • H05K3/4667—Adding a circuit layer by thick film methods, e.g. printing techniques or by other techniques for making conductive patterns by using pastes, inks or powders characterized by using an inorganic intermediate insulating layer

Definitions

  • the present invention relates to a multilayer ceramic substrate for use in various electronic appliances, and the manufacturing method therefor.
  • a conventional method for fabricating a multilayer ceramic substrate is described in the following with reference to FIG. 19( a ) through FIG. 19( g ).
  • a green sheet 51 of approximately 0.2 mm thick made mainly of alumina is provided, a via hole 52 is perforated therein at a certain specific place by punching or by means of CO 2 laser, the via hole 52 is then filled with an electroconductive paste (a tungsten paste, for example) by a screen printing process or other such technology and dried to complete a via 53 .
  • an electroconductive paste a tungsten paste, for example
  • a certain desired circuit pattern comprised of a conductive pattern 54 is formed on the green sheet 51 by screen-printing an electroconductive paste.
  • a circuit substrate 55 which being a first layer, is thus provided.
  • a second-layer circuit substrate 56 , a third-layer circuit substrate 57 , and, if needed, a fourth-layer circuit substrate 58 are provided; by pressing these circuit substrates together after aligning each other to a specified relative positioning a stacked circuit substrate 59 is obtained. And then it is burned at a high temperature 900-1600° C. to make a multilayer ceramic substrate 60 .
  • the circuit density may be increased by increasing the number of layers of the circuit substrate.
  • the present invention offers a multilayer ceramic substrate that provides a high wiring desity at a low wiring resistance, as well as the fabricating method therefor.
  • a method for fabricating a multilayer ceramic substrate in accordance with the present invention comprises the steps of manufacturing an intaglio plate of flexible resin on which a first groove corresponding to a first conductive pattern is formed and a second groove deeper than the first groove is formed at a place corresponding to a via hole of the first conductive pattern; filling the first and second grooves with an electroconductive paste, and deaerating and drying it; repeating the cycle of refilling additional electroconductive paste to replenish a volume corresponding to a decrement caused by the drying, and deaerating and drying it for a certain specific times; gluing the intaglio plate onto a ceramic substrate by applying heat and pressure; separating the intaglio plate from the ceramic substrate to transfer a pattern of the electroconductive paste onto the ceramic substrate, and burning it so as to form a first conductive pattern; forming a first insulation layer on the first conductive pattern; and forming a second conductive pattern on the first insulation layer.
  • the line width of a conductive pattern may be reduced down to 10 ⁇ m.
  • a conductive pattern whose film thickness is as thick as 30 ⁇ m may be realized at a line width 30 ⁇ m, for example.
  • the wiring resistance is low and the wiring density is high.
  • a fine via pattern may be formed simultaneously when a conductive pattern is formed. Therefore, a wiring pattern thus formed may be fine and precise with a high dimensional accuracy.
  • FIG. 1 is a cross sectional view in which a part of a multilayer ceramic substrate in accordance with a first embodiment of the present invention is shown.
  • FIG. 2 illustrates how an intaglio plate is filled with an electroconductive paste in making the multilayer ceramic substrate.
  • FIG. 3( a ) illustrates a state of the electroconductive paste provided in the intaglio plate, before deaeration
  • FIG. 3( b ) is that after deaeration.
  • FIG. 4 is a cross sectional view in which a part of the multilayer ceramic substrate is shown after an adhesive layer is formed thereon.
  • FIG. 5 illustrates how an intaglio plate and a ceramic substrate are attached stacked in making the multilayer ceramic substrate.
  • FIG. 6 illustrates a transfer printing process employed in making the multilayer ceramic substrate.
  • FIG. 7 is a cross sectional view in which a part of a conductive pattern in the multilayer ceramic substrate after burning is shown.
  • FIG. 8 is a cross sectional view in which a part of the multilayer ceramic substrate after an insulating layer is formed thereon is shown.
  • FIG. 9 is a cross sectional view in which a part of the multilayer ceramic substrate after a second conductive pattern is formed thereon is shown.
  • FIG. 10( a ), FIG. 10( b ), FIG. 10( c ), FIG. 10( d ) and FIG. 10( e ) are cross sectional views in which a part of a multilayer ceramic substrate in accordance with a second embodiment of the present invention is shown to explain the fabricating process steps.
  • FIG. 11( a ), FIG. 11( b ), FIG. 11( c ) and FIG. 11( d ) are cross sectional views in which a part of a multilayer ceramic substrate in accordance with a third embodiment of the present invention is shown to explain the fabricating process steps.
  • FIG. 12( a ), FIG. 12( b ), FIG. 12( c ), FIG. 12( d ), FIG. 12( e ) and FIG. 12( f ) are cross sectional views in which a part of a multilayer ceramic substrate in accordance with a fourth embodiment of the present invention is shown to explain the fabricating process steps.
  • FIG. 13 illustrates how an intaglio plate and a ceramic substrate are attached stacked in making a multilayer ceramic substrate in accordance with a fifth embodiment of the present invention.
  • FIG. 14( a ), FIG. 14( b ) and FIG. 14( c ) are cross sectional views in which a part of the multilayer ceramic substrate is shown to explain the fabricating process steps.
  • FIG. 15( a ), FIG. 15( b ), FIG. 15( c ) and FIG. 15( d ) are cross sectional views in which a part of a multilayer ceramic substrate in accordance with a sixth embodiment of the present invention is shown to explain the fabricating process steps.
  • FIG. 16 is a cross sectional view in which a part of the multilayer ceramic substrate in accordance with another embodiment is shown.
  • FIG. 17 is a cross sectional view in which a part of the multilayer ceramic substrate in accordance with yet another embodiment is shown.
  • FIG. 18( a ) is a cross sectional view in which a part of a chip-size package fabricated through the same method used for fabricating the multilayer ceramic substrate is shown;
  • FIG. 18( b ) is a cross sectional view in which a part of the multilayer ceramic substrate mounted with the chip-size package is shown.
  • FIG. 19( a ), FIG. 19( b ), FIG. 19( c ), FIG. 19( d ), FIG. 19( e ), FIG. 19( f ) and FIG. 19( g ) are cross sectional views in which a part of a prior art multilayer ceramic substrate is shown to illustrate how it has been fabricated.
  • a multilayer ceramic substrate 1 of the present embodiment is fabricated, as shown in FIG. 1, by first forming a first conductive pattern 3 on the surface of a ceramic substrate 2 with the dimensions, width of pattern line 20 ⁇ m, space between the lines 40 ⁇ m, film thickness of the pattern line 20 ⁇ m after burning, as well as a via 11 of 100 ⁇ m diameter simultaneously on the first conductive pattern; and then a first insulating layer 21 on the first conductive pattern 3 . Further, on top of the first insulating layer 21 a second conductive pattern 4 is formed. The second conductive pattern 4 is electrically connected to the via 11 .
  • a first conductive pattern 3 is formed through an intaglio printing process.
  • An intaglio plate 40 shown in FIG. 2 is made of a polyimide film, which being a flexible resin, of 125 ⁇ m thick.
  • a groove pattern corresponding to a certain specific wiring pattern has been provided by making use of an ultraviolet laser beam, wave length 248 nm, irradiated from an excimer laser apparatus. The portion irradiated with the laser beam is decomposed through a photochemical reaction to create a first groove 12 which corresponds to a line of first conductive pattern 3 .
  • the groove is 25 ⁇ m wide, 30 ⁇ m deep.
  • the second groove 13 has a diameter 120 ⁇ m at the deepest portion, and is 90 ⁇ m deep.
  • the use of excimer laser enables to provide a first groove 12 of even 10 ⁇ m or less wide; further, depth of the first and the second grooves 12 , 13 may be controlled to any desired value.
  • the groove may have a depth greater than the width, or the aspect ratio may be made large; which being an advantage the intaglio plate 40 has.
  • any material may be used for the flexible resin in so far as it makes a photochemical reaction. So, besides the polyimide film, polyethylene terephthalate (PET), polyether-imide (PEI) or other such materials may also be used. With an intaglio plate 40 using polyimide film, separation of the electroconductive paste 42 from the grooves 12 , 13 , in which it is filled to be transfer-printed, is not satisfactory. Which means that during transfer-printing process the electroconductive paste 42 tends to remain in the inside of grooves 12 , 13 .
  • PET polyethylene terephthalate
  • PEI polyether-imide
  • a separation layer (not shown) is provided on the surface of intaglio plate 40 , in particular, on the surface of grooves 12 , 13 .
  • a single molecular film of fluorocarbon group is used for the separation layer.
  • An Ag-Pd paste, or an electroconductive paste 42 is applied on the surface of intaglio plate 40 over which a separation layer has been provided. Then, the surface of intaglio plate 40 is squeezed with a squeegee 41 in order to remove redundant Ag-Pd paste staying on the surface and to sufficiently fill the grooves 12 , 13 with the Ag-Pd paste.
  • the deaeration may be performed by putting an intaglio plate 40 filled with electroconductive paste 42 in an revolving device to have an air bubble 8 removed by a centrifugal force. If the inside of revolving device is kept in vacuum, the air bubble 8 may be removed much easier.
  • a most suitable method may be chosen for the deaeration taking the shape of grooves 12 , 13 of intaglio plate 40 into consideration.
  • the filled-in Ag-Pd paste is dried in a drier together with the intaglio plate 40 in order to have an organic solvent contained in the Ag-Pd paste evaporated.
  • the volume of Ag-Pd paste stuffed in the grooves 12 , 13 decreases by an amount corresponding to that evaporated.
  • a process cycle of filling, deaerating and drying is repeated on the Ag-Pd paste.
  • thicknesses of the stuffed Ag-Pd paste after drying have been made almost identical to the depths of grooves 12 , 13 .
  • the process cycle of filling, deaerating and drying has been repeated three times.
  • a through hole 7 is filled with an electroconductive paste, as shown in FIG. 4, by means of screen printing, and dried. By repeating the process cycle of filling and drying, and by a burning process, the through hole 7 is completely filled with an electroconductive substance (Ag-Pd, in the present exemplary case).
  • the ceramic substrate 2 used here is the one which has already been burned.
  • An adhesive layer 44 of a thermoplastic resin is formed on the ceramic substrate 2 to facilitate the transfer of conductive pattern onto the ceramic substrate 2 .
  • the intaglio plate 40 is attached on the ceramic substrate 2 with the former's surface having the grooves 12 , 13 filled with dried electroconductive paste 43 facing to the adhesive layer 44 ; these are heated and pressed each other to be glued together.
  • the adhesive layer 44 is too thick it creates a difficulty in forming a conductive pattern because of combustion and shrinkage of the adhesive layer 44 itself.
  • the thickness of adhesive layer 44 is preferably 20 ⁇ m or less.
  • Preferred temperature for the gluing is 130° C. The temperature corresponds to a temperature higher than the glass transition point by approximately 30° C., and it has been confirmed that the transfer printing is best performed at the temperature.
  • An adhesive layer 44 of thermoplastic resin is formed by applying a solution of butylcarbitol acetate (BCA) containing polyvinyl butyral resin (PVB) on the surface of ceramic substrate 2 through a dipping method, and drying it.
  • BCA butylcarbitol acetate
  • PVB polyvinyl butyral resin
  • a PVB layer of 5 ⁇ m thick is formed as the adhesive layer 44 covering the entire surface of ceramic substrate 2 .
  • PVB layer may be coated through other methods; for example, spinner method, roll coater method, screen printing method.
  • a thermoplastic resin has been used as a preferred material for the adhesive layer 44 in the present exemplary embodiment, a thermosetting resin may also be a preferred material.
  • a substrate 2 has an undulation of approximately 30 ⁇ m, at least, in the surface. If an inflexible material is used for the intaglio plate, for example a glass intaglio plate, the high rigidity prevents it from sufficiently complying with the surface undulation when attached to a ceramic substrate. When a resin rich in flexibility is used for the intaglio plate 40 as in the present embodiment, it complies well with the undulating contour of a substrate. Thus a fabricating method of excellent transferability is presented.
  • intaglio plate 40 and ceramic substrate 2 glued together is lowered to room temperature, and the intaglio plate 40 is peeled off the ceramic substrate 2 to have the dried electroconductive paste 43 , which being a first conductive pattern formed after a certain specific wiring pattern, transferred.
  • the intaglio plate 40 is flexible enough, it can be bent to an angle of 90° or more, as shown in FIG. 6. As a result, the exfoliation of intaglio plate 40 from ceramic substrate 2 takes place on a linear order, which means that a force needed for separation is small and the intaglio plate 40 may be peeled off easily.
  • the ceramic substrate 2 having the above-described dried electroconductive paste 43 transfer-printed thereon is burned in a temperature profile with the peak temperature 850° C.
  • the adhesive layer 44 might generate combustion gas wildly during the burning process depending on conditions set for the burning.
  • the combustion gas may cause a peeling-off or deformation on the conductive pattern which could lead to rejection of conductive pattern.
  • a first insulation layer 21 is formed on the ceramic substrate 2 having the first conductive pattern 3 formed thereon, as shown in FIG. 8, by means of screen printing, and burned. What is used for the first insulation layer 21 is a paste of crystalline glass whose thermal expansion coefficient is substantially identical to that of ceramic substrate 2 .
  • the top part of via 11 is covered by emulsion of a screen whose pattern is designed so as it is not printed with the crystalline glass paste.
  • the second conductive pattern 4 and the first conductive pattern 3 are electrically coupled by means of the via 11 .
  • a multilayer ceramic substrate of the present embodiment is fabricated through the steps of manufacturing an intaglio plate 40 out of a flexible resin plate by providing thereon a fine first groove 12 and a fine second groove 13 on the surface, filling the first and the second grooves 12 , 13 with an electroconductive paste 42 , and deaerating and drying it, repeating the cycle of refilling additional electroconductive paste to replenish a decrement in the volume caused by the drying, and deaeraing and drying for a certain predetermined times, stuffing the grooves 12 , 13 with a concentrated electroconductive substance and gluing the intaglio plate 40 onto ceramic substrate 2 , transferring the electroconductive substance stuffed in the grooves 12 , 13 onto the ceramic substrate 2 and burning it to form a fine first conductive pattern 3 thereon, forming a first insulation layer 21 on the first conductive pattern 3 by printing, and forming a second conductive pattern 4 on the first insulation layer 21 .
  • such a high density wiring is implementable; in which, for example, the line width is 20 ⁇ m, the wiring film thickness is 20 ⁇ m, the via diameter is 100 ⁇ m, the via height is 60 ⁇ m.
  • the line width is 20 ⁇ m
  • the wiring film thickness is 20 ⁇ m
  • the via diameter is 100 ⁇ m
  • the via height is 60 ⁇ m.
  • a method for fabricating a multilayer ceramic substrate in accordance with a second exemplary embodiment of the present invention is described in the following with reference to FIG. 10( a ) through FIG. 10( e ).
  • FIG. 10( a ) a structure as shown in FIG. 10( a ) is fabricated through the same procedure used for forming a first conductive pattern 3 in embodiment 1.
  • a first insulation layer 21 is formed, as shown in FIG. 10( b ), over the first conductive pattern 3 by a screen printing process covering the whole surface including an area above the via 11 . After it is dried, the surface of first insulation layer 21 is flattened by surface grinding, as shown in FIG. 10( c ), down to a depth where the via 11 is ground off by several micro meters. By the above processing all of the necessary vias are exposed from the first insulation layer 21 .
  • a method for fabricating a multilayer ceramic substrate in accordance with a third exemplary embodiment of the present invention is described in the following with reference to FIG. 11( a ) through FIG. 11( d ).
  • FIG. 11( a ) a structure as shown in FIG. 11( a ) is fabricated through the same procedure used for forming a first conductive pattern 3 of embodiment 1.
  • a first insulation layer 21 is formed as shown in FIG. 11( b ), over the first conductive pattern 3 by a screen printing process covering the whole surface including an area above the via 11 . And then, it is burned in a temperature profile with the peak temperature 850° C. After the burning, the surface of first insulation layer 21 is flattened by surface grinding so as all of the vias 11 are exposed from the first insulation layer 21 , as shown in FIG. 11( c ).
  • a second conductive pattern 4 as shown in FIG. 11( d ) is transfer-printed in the same procedure used for forming the first conductive pattern 3 .
  • the intaglio plate used here is that which is provided with a pattern corresponding to the second conductive pattern 4 .
  • the second conductive pattern 4 has been formed under the same wiring rule as used for forming the first conductive pattern 3 .
  • the via 11 may be exposed precisely without fail so long as it is formed on the first conductive pattern 3 .
  • the height of via 11 and the height of insulation layer 21 are on a same level.
  • the above method is superior to that of embodiment 2 in terms of the flattening capability. Therefore, the above method is quite advantageous when forming a second conductive pattern 4 in a high wiring density through a transfer printing technology using an intaglio plate. This means that a multilayer ceramic substrate 1 having a still higher wiring density than that of embodiments 1 and 2 may be presented through a method of the present embodiment.
  • a method for fabricating a multilayer ceramic substrate in accordance with a fourth exemplary embodiment of the present invention is described in the following with reference to FIG. 12( a ) through FIG. 12( f ).
  • FIG. 12( a ) through FIG. 12( d ) correspond respectively to FIG. 10( a ) through FIG. 10( d ); the same processes are used upto the step of formation and burning of first insulation layer 21 . Therefore, the via 11 has been extruded relative to the surface of first insulation layer 21 by approximately 10 ⁇ m.
  • a method for fabricating a multilayer ceramic substrate in accordance with a fifth exemplary embodiment of the present invention is described in the following with reference to FIG. 13, FIG. 14( a ) through FIG. 14( c ).
  • a ceramic substrate 2 is filled with an electroconductive paste in the through hole and burned, and then provided with an adhesive layer 44 on both surfaces.
  • An intaglio plate 40 having a certain specific pattern is filled with an electroconductive paste in the groove in the same way as in embodiment 1, in order to form a first conductive pattern 3 and a third conductive pattern 5 , respectively.
  • the intaglio plate 40 is attached on both surfaces of substrate 2 simultaneously after being aligned to respective right locations, and then glued together by using a press jig 45 . Then, the intaglio plate 40 is separated from the substrate 2 to have the conductive pattern transfer-printed on the substrate 2 . Thus a structure as shown in FIG. 14( a ) is obtained.
  • a first and a second insulation layers 21 , 22 are provided on both surfaces, as shown in FIG. 14( b ), and ground in the same way as in embodiment 4 in order to have the via 11 of first and third conductive patterns 3 , 5 exposed.
  • a second and a fourth conductive patterns 4 , 6 are also provided respectively, as shown in FIG. 14( c ), by filling an intaglio plate 40 having a certain specific pattern with an electroconductive paste in the groove, transfer-printing and burning it in the same way as in the first and third conductive patterns 3 , 5 .
  • a method for fabricating a multilayer ceramic substrate in accordance with a sixth exemplary embodiment of the present invention is described in the following with reference to FIG. 15( a ) through FIG. 15( d ).
  • a second groove of an intaglio plate to be used for forming a second conductive pattern 4 has a bump portion at a place corresponding to pad location of an LSI chip.
  • the electroconductive material filled in the second groove is transfer-printed and a bump 15 , or a protrusion, is formed.
  • the dimensions of bump 15 in the present embodiment are; diameter 50 ⁇ m, height 50 ⁇ m, smallest pitch 100 ⁇ m.
  • a transfer-printing jig 49 is coated in advance with the electroconductive adhesive 47 in an even film thickness, which jig 49 is then lowered in parallel with the ceramic substrate 2 until it makes contact on the bump 15 and the adhesive is transferred thereon.
  • an LSI chip 46 is mounted on the bump 15 after a pad of the LSI chip 46 and bump 15 are aligned to a right position. As soon as it is mounted on the right position, the electroconductive adhesive 47 is heated and cured to have the LSI chip 46 and the bump 15 connected together.
  • a gap between the LSI chip and the bump 15 is filled with a sealing resin 48 , as shown in FIG. 15( d ), which is then cured by heating.
  • the bump 15 is formed simultaneously on the second conductive pattern 4 , there is no need of forming a bump in the LSI chip 46 . This leads to a reduction in manufacturing cost of the LSI chip 46 . Even when a plurality of LSI chips 46 are mounted, the bump 15 may be formed simultaneously on the second conductive pattern 4 for required numbers needed for the mounting without having additional process steps. Thus, the bump 15 may be formed for the numbers required to encounter a certain number of pieces of LSI chip 46 without having additional process step. Furthermore, regarding a test after mounting of LSI chip 46 , whether the LSI chip has been mounted right or not may be tested electrically before curing the electroconductive adhesive 47 .
  • the chip may be demounted for remounting, or a replacement chip may be mounted thereon.
  • the electroconductive adhesive 47 may be cured only after it is confirmed to be acceptable after the rework. Therefore, the final yield rate of multilayer ceramic substrates may be improved.
  • an LSI chip 46 which is already provided with a bump has to be mounted. Even in such a case, the LSI chip 46 may be mounted direct on, for example, a multilayer ceramic substrate of embodiment 5 using a most suitable method. In this way, it is effective as a high-density multilayer ceramic substrate.
  • FIG. 16 shows the one in which the wiring has been provided in high density by forming first to fourth conductive patterns 3 , 4 , 5 , 6 through transfer-printing of patterns using intaglio plates, and an LSI chip 46 is mounted direct on the surface with the face down.
  • the first to fourth conductive patterns 3 , 4 , 5 , 6 are disposed on one of the surfaces of ceramic substrate 2 , while on the other surface a dielectric layer 23 sandwitched by a power source electrode 24 and a ground electrode 25 , each formed by a screen printing process or other such process, is provided.
  • a shield electrode 18 is provided at the outermost part of each of the first to third conductive patterns 3 , 4 , 5 , and the power source electrode 24 and the ground electrode 25 contained as part of the first to third conductive patterns 3 , 4 , 5 have been provided in the form of a meshed pattern. These contributed to raise the anti-noise characteristic of signal lines and to lower the impedance of power source electrode 24 and ground electrode 25 .
  • FIG. 18( a ) and FIG. 18( b ) are shown in FIG. 18( a ) and FIG. 18( b ).
  • a chip-size package CSP
  • FIG. 18( b ) is the one which has been fabricated by mounting said CSP direct on the surface of a multilayer ceramic substrate having a dielectric layer 23 .
  • the CSP comprises a land section 17 of 0.8 mm pitch full grid with total number of lands reaching 400, which means that it requires a high density wiring in the multilayer ceramic substrate.
  • a conventional multilayer ceramic substrate is unable to meet the above requirements.
  • the present invention can be embodied in various forms, without departing from the spirit or the main feature.
  • the aforedescribed embodiments are only examples and not to be understood limitedly.
  • PET polyethylene terephthalate
  • PEI polyether-imide
  • the scope of the present invention is shown by the claims, and not to be restricted by the above explanation. Modifications or changes in the scope of the claims or equivalents thereto are all within the scope of the invention.

Abstract

A first conductive pattern (3) is transfer-printed on a ceramic substrate (2) using an intaglio plate made of a flexible resin, and a first insulation layer (21) is formed thereon, and a second conductive pattern (4) is formed on it. The two conductive patterns (3, 4) are coupled by means of a via (11).

Description

    FIELD OF THE INVENTION
  • The present invention relates to a multilayer ceramic substrate for use in various electronic appliances, and the manufacturing method therefor. [0001]
    • BACKGROUND OF THE INVENTION
  • In order to meet the recent market preference for the smaller electronic appliances, dimensions of electronic components to be built in such appliances have been shrinking remarkably. The same goes with printed circuit boards and multilayer ceramic substrates constituting an electronic circuit. Helped by new technologies of forming conductive elements or via holes of a circuit in smaller dimensions, or by new technologies of stacking these in a multilayered configuration the wiring density in a circuit has been and will still be increased. [0002]
  • A conventional method for fabricating a multilayer ceramic substrate is described in the following with reference to FIG. 19([0003] a) through FIG. 19(g). In the first place, a green sheet 51 of approximately 0.2 mm thick made mainly of alumina is provided, a via hole 52 is perforated therein at a certain specific place by punching or by means of CO2 laser, the via hole 52 is then filled with an electroconductive paste (a tungsten paste, for example) by a screen printing process or other such technology and dried to complete a via 53. Then, a certain desired circuit pattern comprised of a conductive pattern 54 is formed on the green sheet 51 by screen-printing an electroconductive paste. A circuit substrate 55, which being a first layer, is thus provided.
  • In the same way, a second-[0004] layer circuit substrate 56, a third-layer circuit substrate 57, and, if needed, a fourth-layer circuit substrate 58 are provided; by pressing these circuit substrates together after aligning each other to a specified relative positioning a stacked circuit substrate 59 is obtained. And then it is burned at a high temperature 900-1600° C. to make a multilayer ceramic substrate 60. According to the above method, the circuit density may be increased by increasing the number of layers of the circuit substrate.
  • However, a conventional method for manufacturing a multilayer ceramic substrate has drawbacks in the following points. [0005]
  • (1) As a [0006] conductive pattern 54 is formed by means of screen printing, it is quite difficult to provide a conductive pattern in the dimensions finer than the line width (W)/line space (S)=75 μm/75 μm.
  • (2) In forming a [0007] conductive pattern 54 by screen printing, the film thickness of which goes thinner when the pattern is made finer. For example, when W=75 μm the greatest film thickness available is approximately 5 μm. This brings about a high electrical resistance of a wiring.
  • (3) In case that tungsten, among others, is used for the wiring, the disadvantages become increasingly significant when a wiring pattern is made finer, because the resistance of the wiring of tungsten is higher than silver (Ag) or copper (Cu) by approximately 3 to 5 times. Therefore, in many cases such a device may be unable to function as an electrical component. [0008]
  • (4) As both the substrate and the wiring material are burned simultaneously in a temperature as high as 900-1600° C., the shrinkage of material after burning reaches 15-20%; this leads to a substantial dimensional dispersion among the substrates. This results in a substantial dispersion in the dimensions of the wiring portion, which in turn results in an inaccuracy of connection with the very fine bumps of an LSI. This is a cause of deteriorated yield rate after mounting. [0009]
  • (5) Furthermore, when forming a [0010] conductive pattern 54 by screen printing, it requires the line width to be greater than 75 μm (normally it is more than 120 μm, taking the yield rate at printing and the wiring resistance into consideration). This necessitates the wirings to be formed in multiple layers if many wiring lines are to be formed within a limited space. The formation of lines in a higher number of multiple layers, and the control of dimensional accuracy within a high precision level inevitably lead to higher substrate cost.
    • SUMMARY OF THE INVENTION
  • To address the above problems, the present invention offers a multilayer ceramic substrate that provides a high wiring desity at a low wiring resistance, as well as the fabricating method therefor. [0011]
  • A method for fabricating a multilayer ceramic substrate in accordance with the present invention comprises the steps of manufacturing an intaglio plate of flexible resin on which a first groove corresponding to a first conductive pattern is formed and a second groove deeper than the first groove is formed at a place corresponding to a via hole of the first conductive pattern; filling the first and second grooves with an electroconductive paste, and deaerating and drying it; repeating the cycle of refilling additional electroconductive paste to replenish a volume corresponding to a decrement caused by the drying, and deaerating and drying it for a certain specific times; gluing the intaglio plate onto a ceramic substrate by applying heat and pressure; separating the intaglio plate from the ceramic substrate to transfer a pattern of the electroconductive paste onto the ceramic substrate, and burning it so as to form a first conductive pattern; forming a first insulation layer on the first conductive pattern; and forming a second conductive pattern on the first insulation layer. [0012]
  • Following advantage may be obtained in accordance with a preferred embodiment of the present invention: [0013]
  • (1) The line width of a conductive pattern may be reduced down to 10 μm. Regarding a multilayer ceramic substrate, a conductive pattern whose film thickness is as thick as 30 μm may be realized at a line width 30 μm, for example. Thus, the wiring resistance is low and the wiring density is high. [0014]
  • (2) A fine via pattern may be formed simultaneously when a conductive pattern is formed. Therefore, a wiring pattern thus formed may be fine and precise with a high dimensional accuracy. [0015]
  • (3) When an insulating layer is polished or ground, the surface is flattened. Therefore, the interlayer connection may not be deteriorated even when multiple number of layers are stacked. Further, the flattened surface of a multilayer ceramic substrate assures good connection with an LSI chip mounted with the face down. [0016]
  • (4) When a conductive pattern is formed on a burned ceramic substrate, the locational accuracy of land pattern provided for the connection with an LSI may be controlled within a dispersion of several micro meters, because the already burned ceramic substrate is used. As a result, an almost 100% mounting yield may be realized even when mounting a fine LSI whose pad to pad pitch is smaller than 100 μm on the surface of a fine and precise wiring pattern with the face down.[0017]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross sectional view in which a part of a multilayer ceramic substrate in accordance with a first embodiment of the present invention is shown. [0018]
  • FIG. 2 illustrates how an intaglio plate is filled with an electroconductive paste in making the multilayer ceramic substrate. [0019]
  • FIG. 3([0020] a) illustrates a state of the electroconductive paste provided in the intaglio plate, before deaeration; FIG. 3(b) is that after deaeration.
  • FIG. 4 is a cross sectional view in which a part of the multilayer ceramic substrate is shown after an adhesive layer is formed thereon. [0021]
  • FIG. 5 illustrates how an intaglio plate and a ceramic substrate are attached stacked in making the multilayer ceramic substrate. [0022]
  • FIG. 6 illustrates a transfer printing process employed in making the multilayer ceramic substrate. [0023]
  • FIG. 7 is a cross sectional view in which a part of a conductive pattern in the multilayer ceramic substrate after burning is shown. [0024]
  • FIG. 8 is a cross sectional view in which a part of the multilayer ceramic substrate after an insulating layer is formed thereon is shown. [0025]
  • FIG. 9 is a cross sectional view in which a part of the multilayer ceramic substrate after a second conductive pattern is formed thereon is shown. [0026]
  • FIG. 10([0027] a), FIG. 10(b), FIG. 10(c), FIG. 10(d) and FIG. 10(e) are cross sectional views in which a part of a multilayer ceramic substrate in accordance with a second embodiment of the present invention is shown to explain the fabricating process steps.
  • FIG. 11([0028] a), FIG. 11(b), FIG. 11(c) and FIG. 11(d) are cross sectional views in which a part of a multilayer ceramic substrate in accordance with a third embodiment of the present invention is shown to explain the fabricating process steps.
  • FIG. 12([0029] a), FIG. 12(b), FIG. 12(c), FIG. 12(d), FIG. 12(e) and FIG. 12(f) are cross sectional views in which a part of a multilayer ceramic substrate in accordance with a fourth embodiment of the present invention is shown to explain the fabricating process steps.
  • FIG. 13 illustrates how an intaglio plate and a ceramic substrate are attached stacked in making a multilayer ceramic substrate in accordance with a fifth embodiment of the present invention. [0030]
  • FIG. 14([0031] a), FIG. 14(b) and FIG. 14(c) are cross sectional views in which a part of the multilayer ceramic substrate is shown to explain the fabricating process steps.
  • FIG. 15([0032] a), FIG. 15(b), FIG. 15(c) and FIG. 15(d) are cross sectional views in which a part of a multilayer ceramic substrate in accordance with a sixth embodiment of the present invention is shown to explain the fabricating process steps.
  • FIG. 16 is a cross sectional view in which a part of the multilayer ceramic substrate in accordance with another embodiment is shown. [0033]
  • FIG. 17 is a cross sectional view in which a part of the multilayer ceramic substrate in accordance with yet another embodiment is shown. [0034]
  • FIG. 18([0035] a) is a cross sectional view in which a part of a chip-size package fabricated through the same method used for fabricating the multilayer ceramic substrate is shown; FIG. 18(b) is a cross sectional view in which a part of the multilayer ceramic substrate mounted with the chip-size package is shown.
  • FIG. 19([0036] a), FIG. 19(b), FIG. 19(c), FIG. 19(d), FIG. 19(e), FIG. 19(f) and FIG. 19(g) are cross sectional views in which a part of a prior art multilayer ceramic substrate is shown to illustrate how it has been fabricated.
    • DESCRIPTION OF THE PREFERRED EMBODIMENTS Embodiment 1
  • A method of fabricating a ceramic substrate in accordance with an [0037] exemplary embodiment 1 of the present invention is described in the following with reference to the drawings FIG. 1 through FIG. 9.
  • A multilayer [0038] ceramic substrate 1 of the present embodiment is fabricated, as shown in FIG. 1, by first forming a first conductive pattern 3 on the surface of a ceramic substrate 2 with the dimensions, width of pattern line 20 μm, space between the lines 40 μm, film thickness of the pattern line 20 μm after burning, as well as a via 11 of 100 μm diameter simultaneously on the first conductive pattern; and then a first insulating layer 21 on the first conductive pattern 3. Further, on top of the first insulating layer 21 a second conductive pattern 4 is formed. The second conductive pattern 4 is electrically connected to the via 11.
  • Now the manufacturing method is described in the order of process sequence. A first [0039] conductive pattern 3 is formed through an intaglio printing process. An intaglio plate 40 shown in FIG. 2 is made of a polyimide film, which being a flexible resin, of 125 μm thick. On the film, a groove pattern corresponding to a certain specific wiring pattern has been provided by making use of an ultraviolet laser beam, wave length 248 nm, irradiated from an excimer laser apparatus. The portion irradiated with the laser beam is decomposed through a photochemical reaction to create a first groove 12 which corresponds to a line of first conductive pattern 3. In the present embodiment, the groove is 25 μm wide, 30 μm deep.
  • Then a deeper groove, or a [0040] second groove 13 corresponding to a via 11 of first conductive pattern 3, is provided through the same procedure using the above excimer laser apparatus. In the present embodiment, the second groove 13 has a diameter 120 μm at the deepest portion, and is 90 μm deep.
  • The use of excimer laser enables to provide a [0041] first groove 12 of even 10 μm or less wide; further, depth of the first and the second grooves 12, 13 may be controlled to any desired value. The groove may have a depth greater than the width, or the aspect ratio may be made large; which being an advantage the intaglio plate 40 has.
  • In a case where the excimer laser is employed for processing, any material may be used for the flexible resin in so far as it makes a photochemical reaction. So, besides the polyimide film, polyethylene terephthalate (PET), polyether-imide (PEI) or other such materials may also be used. With an [0042] intaglio plate 40 using polyimide film, separation of the electroconductive paste 42 from the grooves 12, 13, in which it is filled to be transfer-printed, is not satisfactory. Which means that during transfer-printing process the electroconductive paste 42 tends to remain in the inside of grooves 12, 13. In order to prevent such a trouble, a separation layer (not shown) is provided on the surface of intaglio plate 40, in particular, on the surface of grooves 12, 13. A single molecular film of fluorocarbon group is used for the separation layer.
  • An Ag-Pd paste, or an [0043] electroconductive paste 42, is applied on the surface of intaglio plate 40 over which a separation layer has been provided. Then, the surface of intaglio plate 40 is squeezed with a squeegee 41 in order to remove redundant Ag-Pd paste staying on the surface and to sufficiently fill the grooves 12, 13 with the Ag-Pd paste.
  • When filling the intaglio plate with the [0044] electroconductive paste 42, an air bubble 8 sometimes remains as illustrated in FIG. 3(a), this becomes significant when the width of grooves 12, 13 is narrow or a groove is deep like the second groove 13. In order to prevent the remaining of the air bubble, the intaglio plate 40 filled with electroconductive paste 42 is put into a vacuum chamber, in the present exemplary embodiment, for deaeration. And then, the surface of intaglio plate 40 is squeezed once again with the squeegee 41 for assuring a completely stuffed state without containing air bubble 8, as shown in FIG. 3(b), as well as for removing redundant paste on the surface. The deaeration may be performed by putting an intaglio plate 40 filled with electroconductive paste 42 in an revolving device to have an air bubble 8 removed by a centrifugal force. If the inside of revolving device is kept in vacuum, the air bubble 8 may be removed much easier. A most suitable method may be chosen for the deaeration taking the shape of grooves 12, 13 of intaglio plate 40 into consideration.
  • The filled-in Ag-Pd paste is dried in a drier together with the [0045] intaglio plate 40 in order to have an organic solvent contained in the Ag-Pd paste evaporated. The volume of Ag-Pd paste stuffed in the grooves 12, 13 decreases by an amount corresponding to that evaporated. In order to compensate the decreased volume, a process cycle of filling, deaerating and drying is repeated on the Ag-Pd paste. By repeating the process cycle, thicknesses of the stuffed Ag-Pd paste after drying have been made almost identical to the depths of grooves 12, 13. In the present exemplary embodiment, the process cycle of filling, deaerating and drying has been repeated three times.
  • In the [0046] ceramic substrate 2, a through hole 7 is filled with an electroconductive paste, as shown in FIG. 4, by means of screen printing, and dried. By repeating the process cycle of filling and drying, and by a burning process, the through hole 7 is completely filled with an electroconductive substance (Ag-Pd, in the present exemplary case). The ceramic substrate 2 used here is the one which has already been burned.
  • An [0047] adhesive layer 44 of a thermoplastic resin is formed on the ceramic substrate 2 to facilitate the transfer of conductive pattern onto the ceramic substrate 2. Then, as illustrated in FIG. 5, the intaglio plate 40 is attached on the ceramic substrate 2 with the former's surface having the grooves 12, 13 filled with dried electroconductive paste 43 facing to the adhesive layer 44; these are heated and pressed each other to be glued together. As will be described later more in detail, if the adhesive layer 44 is too thick it creates a difficulty in forming a conductive pattern because of combustion and shrinkage of the adhesive layer 44 itself. According to the results of studies conducted by the inventors, it has been confirmed that the thickness of adhesive layer 44 is preferably 20 μm or less. Preferred temperature for the gluing is 130° C. The temperature corresponds to a temperature higher than the glass transition point by approximately 30° C., and it has been confirmed that the transfer printing is best performed at the temperature.
  • An [0048] adhesive layer 44 of thermoplastic resin is formed by applying a solution of butylcarbitol acetate (BCA) containing polyvinyl butyral resin (PVB) on the surface of ceramic substrate 2 through a dipping method, and drying it. As the result of above processing, a PVB layer of 5 μm thick is formed as the adhesive layer 44 covering the entire surface of ceramic substrate 2. Besides the dipping method, such PVB layer may be coated through other methods; for example, spinner method, roll coater method, screen printing method. Although a thermoplastic resin has been used as a preferred material for the adhesive layer 44 in the present exemplary embodiment, a thermosetting resin may also be a preferred material.
  • In normal cases, a [0049] substrate 2 has an undulation of approximately 30 μm, at least, in the surface. If an inflexible material is used for the intaglio plate, for example a glass intaglio plate, the high rigidity prevents it from sufficiently complying with the surface undulation when attached to a ceramic substrate. When a resin rich in flexibility is used for the intaglio plate 40 as in the present embodiment, it complies well with the undulating contour of a substrate. Thus a fabricating method of excellent transferability is presented.
  • Now in the following, a process of transfer printing is described. The temperature of [0050] intaglio plate 40 and ceramic substrate 2 glued together is lowered to room temperature, and the intaglio plate 40 is peeled off the ceramic substrate 2 to have the dried electroconductive paste 43, which being a first conductive pattern formed after a certain specific wiring pattern, transferred. As the intaglio plate 40 is flexible enough, it can be bent to an angle of 90° or more, as shown in FIG. 6. As a result, the exfoliation of intaglio plate 40 from ceramic substrate 2 takes place on a linear order, which means that a force needed for separation is small and the intaglio plate 40 may be peeled off easily.
  • Then, the [0051] ceramic substrate 2 having the above-described dried electroconductive paste 43 transfer-printed thereon is burned in a temperature profile with the peak temperature 850° C. As a conductive pattern is formed on the ceramic substrate 2 with an adhesive layer 44 in between, the adhesive layer 44 might generate combustion gas wildly during the burning process depending on conditions set for the burning. The combustion gas may cause a peeling-off or deformation on the conductive pattern which could lead to rejection of conductive pattern. In order to avoid the occurrence of such inconvenience, it is preferred to set the temperature slope during a period of ramp up from 200-500° C., which period corresponds to the start and the end of combustion of the adhesive layer 44, to be not faster than 200° C./Hr.
  • After a study conducted on the relationship between the temperature conditions and the film thickness of adhesive layer, it has been confirmed that under the above described temperature conditions neither deformation nor peeling-off occurs during burning with a conductive pattern so long as an [0052] adhesive layer 44 is kept to be not thicker than 20 μm. Through the processes described above, a first conductive pattern 3 is formed, and a substrate as shown in FIG. 7 has been obtained; with the smallest line width 20 μm, the smallest space between the lines 40 μm, the film thickness of conductive pattern after burning 20 μm, the via diameter 100 μm, the via height 60 μm. The reduction in the dimensions of line width and other items from the groove dimensions is a result of shrinkage in the electroconductive material caused by burning. A first conductive pattern 3 thus obtained proved to have a very low wiring resistance; the resistance in a longest line portion 0.4Ω, area resistance of conductive substance 2.1 mΩ.
  • A [0053] first insulation layer 21 is formed on the ceramic substrate 2 having the first conductive pattern 3 formed thereon, as shown in FIG. 8, by means of screen printing, and burned. What is used for the first insulation layer 21 is a paste of crystalline glass whose thermal expansion coefficient is substantially identical to that of ceramic substrate 2. The top part of via 11 is covered by emulsion of a screen whose pattern is designed so as it is not printed with the crystalline glass paste.
  • A second [0054] conductive pattern 4 is formed on the first insulation layer 21, as shown in FIG. 9, through a screen printing process; printed under a rule W/S=100 μm/100 μm, and burned. The second conductive pattern 4 and the first conductive pattern 3 are electrically coupled by means of the via 11.
  • A multilayer ceramic substrate of the present embodiment is fabricated through the steps of manufacturing an [0055] intaglio plate 40 out of a flexible resin plate by providing thereon a fine first groove 12 and a fine second groove 13 on the surface, filling the first and the second grooves 12, 13 with an electroconductive paste 42, and deaerating and drying it, repeating the cycle of refilling additional electroconductive paste to replenish a decrement in the volume caused by the drying, and deaeraing and drying for a certain predetermined times, stuffing the grooves 12, 13 with a concentrated electroconductive substance and gluing the intaglio plate 40 onto ceramic substrate 2, transferring the electroconductive substance stuffed in the grooves 12, 13 onto the ceramic substrate 2 and burning it to form a fine first conductive pattern 3 thereon, forming a first insulation layer 21 on the first conductive pattern 3 by printing, and forming a second conductive pattern 4 on the first insulation layer 21. Through the above described process steps, such a high density wiring is implementable; in which, for example, the line width is 20 μm, the wiring film thickness is 20 μm, the via diameter is 100 μm, the via height is 60 μm. Thus a multilayer ceramic substrate 1 having a fine pattern, high density and very low wiring resistance has been obtained.
    • Embodiment 2
  • A method for fabricating a multilayer ceramic substrate in accordance with a second exemplary embodiment of the present invention is described in the following with reference to FIG. 10([0056] a) through FIG. 10(e).
  • In the first place, a structure as shown in FIG. 10([0057] a) is fabricated through the same procedure used for forming a first conductive pattern 3 in embodiment 1.
  • A [0058] first insulation layer 21 is formed, as shown in FIG. 10(b), over the first conductive pattern 3 by a screen printing process covering the whole surface including an area above the via 11. After it is dried, the surface of first insulation layer 21 is flattened by surface grinding, as shown in FIG. 10(c), down to a depth where the via 11 is ground off by several micro meters. By the above processing all of the necessary vias are exposed from the first insulation layer 21.
  • And then, it is burnd in a temperature profile with the peak temperature 850° C. After the burning, the via [0059] 11 becomes extruded relative to the surface of first insulation layer 21 by approximately 10 μm as a result of shrinkage in the film thickness of first insulation layer 21 caused by burning, as shown in FIG. 10(d).
  • A second [0060] conductive pattern 4 is screen-printed with a rule W/S=100 μm/100 μm, as shown in FIG. 10(e), and burned. Thus a multilayer ceramic substrate 1 is fabricated. The second conductive pattern 4 and the first conductive pattern 3 are electrically coupled through the via 11.
  • The following advantage is presented in the present embodiment. With the size of via and via chip of the first [0061] conductive pattern 3 getting smaller, it becomes more difficult, in view of the precision requirements, to form the first insulation layer 21 through screen-printing technology in a pattern so as the printing is performed excluding an area above the via. In accordance with the above method of present embodiment, however, all of the via 11 may be exposed precisely without fail so long as it is formed on the first conductive pattern 3. This means that, through the method of present embodiment, a multilayer ceramic substrate 1 whose wiring density is higher than that of embodiment 1 may be presented.
    • Embodiment 3
  • A method for fabricating a multilayer ceramic substrate in accordance with a third exemplary embodiment of the present invention is described in the following with reference to FIG. 11([0062] a) through FIG. 11(d).
  • In the first place, a structure as shown in FIG. 11([0063] a) is fabricated through the same procedure used for forming a first conductive pattern 3 of embodiment 1.
  • A [0064] first insulation layer 21 is formed as shown in FIG. 11(b), over the first conductive pattern 3 by a screen printing process covering the whole surface including an area above the via 11. And then, it is burned in a temperature profile with the peak temperature 850° C. After the burning, the surface of first insulation layer 21 is flattened by surface grinding so as all of the vias 11 are exposed from the first insulation layer 21, as shown in FIG. 11(c).
  • And then, after providing an adhesive layer on the surface of the substrate processed to a state as shown in FIG. 11([0065] c), a second conductive pattern 4 as shown in FIG. 11(d) is transfer-printed in the same procedure used for forming the first conductive pattern 3. The intaglio plate used here is that which is provided with a pattern corresponding to the second conductive pattern 4. The second conductive pattern 4 has been formed under the same wiring rule as used for forming the first conductive pattern 3.
  • The following advantage is presented in the present embodiment. The via [0066] 11 may be exposed precisely without fail so long as it is formed on the first conductive pattern 3. And the height of via 11 and the height of insulation layer 21 are on a same level. Thus the above method is superior to that of embodiment 2 in terms of the flattening capability. Therefore, the above method is quite advantageous when forming a second conductive pattern 4 in a high wiring density through a transfer printing technology using an intaglio plate. This means that a multilayer ceramic substrate 1 having a still higher wiring density than that of embodiments 1 and 2 may be presented through a method of the present embodiment.
    • Embodiment 4
  • A method for fabricating a multilayer ceramic substrate in accordance with a fourth exemplary embodiment of the present invention is described in the following with reference to FIG. 12([0067] a) through FIG. 12(f).
  • FIG. 12([0068] a) through FIG. 12(d) correspond respectively to FIG. 10(a) through FIG. 10(d); the same processes are used upto the step of formation and burning of first insulation layer 21. Therefore, the via 11 has been extruded relative to the surface of first insulation layer 21 by approximately 10 μm.
  • Then, as shown in FIG. 12([0069] e), only the via 11 is ground by a grinding facility to the same level as the surface of first insulation layer 21. A second conductive pattern 4 is formed through the same procedure as used in embodiment 3.
  • The following advantage is presented in the present embodiment. Although the above method of present embodiment requires the grinding operation for two times, the first grinding is for grinding only the dried skin of [0070] insulation layer 21 off, which is quite easy and can be finished within a short time. The second grinding is for grinding only the extruding portion of via 11, which is quite easy and can be finished within a short time, too. The effectiveness of the present method in providing a high density wiring pattern remains the same as in embodiment 3.
    • Embodiment 5
  • A method for fabricating a multilayer ceramic substrate in accordance with a fifth exemplary embodiment of the present invention is described in the following with reference to FIG. 13, FIG. 14([0071] a) through FIG. 14(c).
  • A [0072] ceramic substrate 2 is filled with an electroconductive paste in the through hole and burned, and then provided with an adhesive layer 44 on both surfaces. An intaglio plate 40 having a certain specific pattern is filled with an electroconductive paste in the groove in the same way as in embodiment 1, in order to form a first conductive pattern 3 and a third conductive pattern 5, respectively.
  • As shown in FIG. 13, the [0073] intaglio plate 40 is attached on both surfaces of substrate 2 simultaneously after being aligned to respective right locations, and then glued together by using a press jig 45. Then, the intaglio plate 40 is separated from the substrate 2 to have the conductive pattern transfer-printed on the substrate 2. Thus a structure as shown in FIG. 14(a) is obtained.
  • Then, a first and a second insulation layers [0074] 21, 22 are provided on both surfaces, as shown in FIG. 14(b), and ground in the same way as in embodiment 4 in order to have the via 11 of first and third conductive patterns 3, 5 exposed.
  • A second and a fourth [0075] conductive patterns 4, 6 are also provided respectively, as shown in FIG. 14(c), by filling an intaglio plate 40 having a certain specific pattern with an electroconductive paste in the groove, transfer-printing and burning it in the same way as in the first and third conductive patterns 3, 5.
  • The following advantage is presented in the present embodiment. As the conductive pattern is formed simultaneously on both surfaces of a [0076] ceramic substrate 2, and burning as well as grinding of insulation layers 21, 22 are also performed simultaneously on both surfaces, the manufacturing process steps do not increase as much even if the number of layers is increased. This contributes much to the reduction of manufacturing cost. Furthermore, because of the simultaneous formation on both surfaces a possible warp in a multilayer ceramic substrate may be suppressed low even if there is some difference in the thermal expansion coefficient between insulation layers 21, 22 and ceramic substrate 2. Thus a multilayer ceramic substrate 1 of least warp may be presented in accordance with the present embodiment.
    • Embodiment 6
  • A method for fabricating a multilayer ceramic substrate in accordance with a sixth exemplary embodiment of the present invention is described in the following with reference to FIG. 15([0077] a) through FIG. 15(d).
  • Referring to FIG. 15([0078] a), the process steps used to form the state upto grinding of first insulation layer 21 remain the same as those used in embodiment 4. In the present embodiment, a second groove of an intaglio plate to be used for forming a second conductive pattern 4 has a bump portion at a place corresponding to pad location of an LSI chip. In the same method as used for forming the first conductive pattern 3, the electroconductive material filled in the second groove is transfer-printed and a bump 15, or a protrusion, is formed. The dimensions of bump 15 in the present embodiment are; diameter 50 μm, height 50 μm, smallest pitch 100 μm.
  • In order to apply an [0079] electroconductive adhesive 47 evenly on the top surface of bump 15, a transfer-printing jig 49 is coated in advance with the electroconductive adhesive 47 in an even film thickness, which jig 49 is then lowered in parallel with the ceramic substrate 2 until it makes contact on the bump 15 and the adhesive is transferred thereon.
  • Then, as shown in FIG. 15([0080] c), an LSI chip 46 is mounted on the bump 15 after a pad of the LSI chip 46 and bump 15 are aligned to a right position. As soon as it is mounted on the right position, the electroconductive adhesive 47 is heated and cured to have the LSI chip 46 and the bump 15 connected together.
  • A gap between the LSI chip and the [0081] bump 15 is filled with a sealing resin 48, as shown in FIG. 15(d), which is then cured by heating.
  • The following advantage is presented in the present embodiment. As the [0082] bump 15 is formed simultaneously on the second conductive pattern 4, there is no need of forming a bump in the LSI chip 46. This leads to a reduction in manufacturing cost of the LSI chip 46. Even when a plurality of LSI chips 46 are mounted, the bump 15 may be formed simultaneously on the second conductive pattern 4 for required numbers needed for the mounting without having additional process steps. Thus, the bump 15 may be formed for the numbers required to encounter a certain number of pieces of LSI chip 46 without having additional process step. Furthermore, regarding a test after mounting of LSI chip 46, whether the LSI chip has been mounted right or not may be tested electrically before curing the electroconductive adhesive 47. If a chip is not mounted well, the chip may be demounted for remounting, or a replacement chip may be mounted thereon. The electroconductive adhesive 47 may be cured only after it is confirmed to be acceptable after the rework. Therefore, the final yield rate of multilayer ceramic substrates may be improved. In some cases, an LSI chip 46 which is already provided with a bump has to be mounted. Even in such a case, the LSI chip 46 may be mounted direct on, for example, a multilayer ceramic substrate of embodiment 5 using a most suitable method. In this way, it is effective as a high-density multilayer ceramic substrate.
  • A high-density multilayer ceramic substrate of the present embodiment may be evolved to still other embodiments. For example, FIG. 16 shows the one in which the wiring has been provided in high density by forming first to fourth [0083] conductive patterns 3, 4, 5, 6 through transfer-printing of patterns using intaglio plates, and an LSI chip 46 is mounted direct on the surface with the face down.
  • In the one shown in FIG. 17, the first to fourth [0084] conductive patterns 3, 4, 5, 6 are disposed on one of the surfaces of ceramic substrate 2, while on the other surface a dielectric layer 23 sandwitched by a power source electrode 24 and a ground electrode 25, each formed by a screen printing process or other such process, is provided. A dielectric substance of high dielectric constant ε=10000 is used for the dielectric layer 23; which proved to be quite effective in reducing the power source noise. In an embodiment as shown in FIG. 17, a shield electrode 18 is provided at the outermost part of each of the first to third conductive patterns 3, 4, 5, and the power source electrode 24 and the ground electrode 25 contained as part of the first to third conductive patterns 3, 4, 5 have been provided in the form of a meshed pattern. These contributed to raise the anti-noise characteristic of signal lines and to lower the impedance of power source electrode 24 and ground electrode 25.
  • Still other exemplary embodiments are shown in FIG. 18([0085] a) and FIG. 18(b). What is shown in FIG. 18(a) is a chip-size package (CSP) fabricated in accordance with a method of the present embodiment; in which, a bump 15 has been formed simultaneously with a fifth conductive pattern 16. What is shown in FIG. 18(b) is the one which has been fabricated by mounting said CSP direct on the surface of a multilayer ceramic substrate having a dielectric layer 23. The CSP comprises a land section 17 of 0.8 mm pitch full grid with total number of lands reaching 400, which means that it requires a high density wiring in the multilayer ceramic substrate. A conventional multilayer ceramic substrate is unable to meet the above requirements. Thus a design rule of the present embodiment W/S=20 μm/40 μm has proved to be quite effective.
  • The present invention can be embodied in various forms, without departing from the spirit or the main feature. The aforedescribed embodiments are only examples and not to be understood limitedly. For example, although in the above embodiments a polyimide film has been exemplified as the material for the intaglio plate, polyethylene terephthalate (PET) or polyether-imide (PEI) may of course be used for the purpose. The scope of the present invention is shown by the claims, and not to be restricted by the above explanation. Modifications or changes in the scope of the claims or equivalents thereto are all within the scope of the invention. [0086]

Claims (21)

What is claimed is:
1. A method for fabricating a multilayer ceramic substrate comprising the steps of:
(a) manufacturing an intaglio plate of flexible resin substance, on which a first groove corresponding to a first conductive pattern is formed and a second groove having a depth deeper than that of the first groove is formed at a place corresponding to a via of the first conductive pattern;
(b) filling the first and second grooves with an electroconductive paste, and deaerating and drying the paste;
(c) repeating the cycle of refilling additional electroconductive paste to replenish a volume corresponding to a decrement caused by the drying, and deaerating and drying;
(d) gluing said intaglio plate onto a ceramic substrate by applying heat and pressure;
(e) separating said intaglio plate from said ceramic substrate to have a pattern of the electroconductive paste transferred onto the ceramic substrate, and burning it so as to form said first conductive pattern on the ceramic substrate;
(f) forming an insulation layer on said first conductive pattern; and
(g) forming a second conductive pattern on said insulation layer.
2. The method for fabricating a multilayer ceramic substrate recited in claim 1, wherein said ceramic substrate is provided with a resin layer not thicker than 20 μm on at least one surface, said resin being one of a thermosetting resin and a thermoplastic resin.
3. The method for fabricating a multilayer ceramic substrate recited in claim 1, wherein said insulation layer is formed by a printing technology covering the whole area of said first conductive pattern, and said via is exposed through abrasion or grinding of the dried skin of said insulation layer before burning said insulation layer.
4. The method for fabricating a multilayer ceramic substrate recited in claim 1, wherein said insulation layer is formed by a printing technology covering the whole area of said first conductive pattern, and said via is exposed through abrasion or grinding of said insulation layer after burning said insulation layer.
5. The method for fabricating a multilayer ceramic substrate recited in claim 1, wherein said insulation layer is formed by a printing technology covering the whole area of said first conductive pattern, and said via is exposed through abrasion or grinding of the dried skin of said insulation layer, and then the abrasion or grinding is applied again after burning.
6. The method for fabricating a multilayer ceramic substrate recited in claim 1, wherein said second conductive pattern is formed through the same process steps used for forming said first conductive pattern.
7. The method for fabricating a multilayer ceramic substrate recited in either claim 1 or claim 6, further comprising the step of forming a third conductive pattern and a fourth conductive pattern by the same process step used for forming said first and second conductive patterns on a surface of said ceramic substrate opposite to the surface on which said first and second conductive patterns are formed.
8. The method for fabricating a multilayer ceramic substrate recited in claim 7, in which said first to fourth conductive patterns are formed through a transfer printing technology, wherein the gluing operation for said third conductive pattern and that for said first conductive pattern, and the gluing operation for said fourth conductive pattern and that for said second conductive pattern, respectively, are performed simultaneously.
9. The method for fabricating a multilayer ceramic substrate recited in claim 1, further comprising the step of forming a dielectric layer on a part of said ceramic substrate.
10. The method for fabricating a multilayer ceramic substrate recited in claim 1, wherein a through hole is provided in said ceramic substrate, and said through hole is filled with an electroconductive substance, and then the electroconductive substance is burned.
11. The method for fabricating a multilayer ceramic substrate recited in either claim 1 or claim 6, further comprising the step of mounting an LSI chip with the face down on a part of one of said first and second conductive patterns to be electrically connected.
12. The method for fabricating a multilayer ceramic substrate recited in either claim 1 or claim 6, further comprising the step of mounting an LSI chip with the face down on a part of one of said first and second conductive patterns to be electrically connected, after forming a fine bump on one of said first conductive pattern and said second conductive pattern by disposing said second groove at a place corresponding to a pad of said LSI chip and applying an electroconductive paste on the top of said bump.
13. A multilayer ceramic substrate comprising:
a ceramic substrate;
a first conductive pattern having a convex via, being formed on said ceramic substrate by a transfer printing technology through an intaglio printing using a flexible resin substance;
an insulation layer formed on said first conductive pattern; and
a second conductive pattern electrically connected by way of said via.
14. A multilayer ceramic substrate comprising:
a ceramic substrate;
a first conductive pattern and a third conductive pattern each having a convex via, being formed on said ceramic substrate by a transfer printing technology through an intaglio printing using a flexible resin substance;
an insulation layer formed respectively on said first and third conductive patterns; and
a second conductive pattern and a fourth conductive pattern each electrically connected with said first conductive pattern and said third conductive pattern, respectively, by way of said via.
15. The multilayer ceramic substrate of either claim 13 or claim 14, wherein a meshed pattern is provided in a part of said conductive pattern.
16. The multilayer ceramic substrate of either claim 13 or claim 14, wherein a shield pattern is provided at an outer edge of said conductive pattern.
17. The multilayer ceramic substrate of either claim 13 or claim 14, wherein said ceramic substrate is provided with a through hole filled with an electroconductive substance and burned, and said via is disposed on the through hole.
18. The multilayer ceramic substrate of either claim 13 or claim 14, further comprising a dielectric layer formed on a part of said ceramic substrate.
19. The multilayer ceramic substrate of either claim 13 or claim 14, further comprising an LSI chip mounted on a part of one of said first and second conductive patterns with the face down and electrically connected.
20. The multilayer ceramic substrate of either claim 13 or claim 14, further comprising an LSI chip mounted on a part of one of said first and second conductive patterns with the face down and electrically connected through an electroconductive paste applied on the top of a fine bump provided on one of said first and second conductive patterns, said fine bump formed by using a second groove which is disposed on said intaglio at a place corresponding to a pad of said LSI chip.
21. The multilayer ceramic substrate of either claim 13 or claim 14, further comprising an LSI package mounted on a part of one of said first and second conductive patterns with the face down and electrically connected through a lattice of lands with a pitch of not larger than 0.8 mm, said lattice provided on one of said first and second conductive patterns.
US10/081,948 1997-10-14 2002-02-20 Method for fabricating a multilayer ceramic substrate Abandoned US20020094604A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/081,948 US20020094604A1 (en) 1997-10-14 2002-02-20 Method for fabricating a multilayer ceramic substrate

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP9-280111 1997-10-14
JP28011197A JP3173439B2 (en) 1997-10-14 1997-10-14 Ceramic multilayer substrate and method of manufacturing the same
US09/173,288 US6429114B1 (en) 1997-10-14 1998-10-14 Method for fabricating a multilayer ceramic substrate
US10/081,948 US20020094604A1 (en) 1997-10-14 2002-02-20 Method for fabricating a multilayer ceramic substrate

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/173,288 Division US6429114B1 (en) 1997-10-14 1998-10-14 Method for fabricating a multilayer ceramic substrate

Publications (1)

Publication Number Publication Date
US20020094604A1 true US20020094604A1 (en) 2002-07-18

Family

ID=17620486

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/173,288 Expired - Fee Related US6429114B1 (en) 1997-10-14 1998-10-14 Method for fabricating a multilayer ceramic substrate
US10/074,792 Expired - Lifetime US6861744B2 (en) 1997-10-14 2002-02-12 Multilayer ceramic substrate utilizing an intaglio plate with a plurality of grooves having different depths
US10/081,948 Abandoned US20020094604A1 (en) 1997-10-14 2002-02-20 Method for fabricating a multilayer ceramic substrate

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09/173,288 Expired - Fee Related US6429114B1 (en) 1997-10-14 1998-10-14 Method for fabricating a multilayer ceramic substrate
US10/074,792 Expired - Lifetime US6861744B2 (en) 1997-10-14 2002-02-12 Multilayer ceramic substrate utilizing an intaglio plate with a plurality of grooves having different depths

Country Status (2)

Country Link
US (3) US6429114B1 (en)
JP (1) JP3173439B2 (en)

Cited By (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020170660A1 (en) * 2000-06-07 2002-11-21 Akira Hashimoto Method for producing ceramic substrate
WO2003007670A1 (en) * 2001-07-12 2003-01-23 Matsushita Electric Industrial Co., Ltd. Method for manufacturing ceramic multilayer circuit board
US6848178B2 (en) * 2002-05-30 2005-02-01 Denso Corporation Enhancement of current-carrying capacity of a multilayer circuit board
US20050032258A1 (en) * 2003-05-29 2005-02-10 Ngk Spark Plug Co., Ltd. Wiring substrate, process for manufacturing the wiring substrate, and carrier sheet for green sheet used in the manufacturing process
DE10339487A1 (en) * 2003-08-27 2005-03-31 Infineon Technologies Ag Semiconductor chip manufacture system for formation of chips on semiconductor wafer involves formation of pits in rear surface, plating with solder and application of solder to fill pits
US20050116224A1 (en) * 2003-08-27 2005-06-02 Tomoyuki Miyagawa Circuit board having test coupon and method for evaluating the circuit board
US20050287721A1 (en) * 2004-06-28 2005-12-29 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing wiring substrate, thin film transistor, display device and television device
US20060024862A1 (en) * 2004-07-29 2006-02-02 Sadamichi Takakusaki Method of manufacturing circuit device
US20060057830A1 (en) * 2003-04-16 2006-03-16 Epcos Ag Method for producing bumps on an electrical component
US20060246624A1 (en) * 2003-11-11 2006-11-02 Edward Fuergut Semiconductor device with semiconductor chip and rewiring layer and method for producing the same
US20070102816A1 (en) * 2005-11-08 2007-05-10 Samsung Electronics Co., Ltd. Board structure, a ball grid array (BGA) package and method thereof, and a solder ball and method thereof
US20070178237A1 (en) * 2005-08-02 2007-08-02 Shin Dong M Method for patterning coatings
EP1859662A1 (en) * 2005-03-14 2007-11-28 Ricoh Company, Ltd. Multilayer wiring structure and method of manufacturing the same
US20080012076A1 (en) * 2004-01-26 2008-01-17 Semiconductor Energy Laboratory Co., Ltd. Display device, method for manufacturing thereof, and television device
US20080029849A1 (en) * 2006-08-01 2008-02-07 Infineon Technologies Ag Method for placing material onto a target board by means of a transfer board
DE102006035865B3 (en) * 2006-08-01 2008-03-06 Infineon Technologies Ag Material placing method for use in integrated circuit, involves positioning transfer plate opposite to target plate, where material is casted out from blind holes to contact with target plate and to place at target plate
US20080131673A1 (en) * 2005-12-13 2008-06-05 Yasuyuki Yamamoto Method for Producing Metallized Ceramic Substrate
US20090314203A1 (en) * 2003-04-25 2009-12-24 Semiconductor Energy Laboratory Co., Ltd. Drop discharge apparatus, method for forming pattern and method for manufacturing semiconductor device
US20100051943A1 (en) * 2004-03-24 2010-03-04 Semiconductor Energy Laboratory Co. Ltd. Method for forming pattern, thin film transistor, display device, method for manufacturing thereof, and television apparatus
US7812355B2 (en) 2004-03-03 2010-10-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same, liquid crystal television, and EL television
US20110042131A1 (en) * 2009-08-20 2011-02-24 Samsung Electro-Mechanics Co., Ltd Ceramic substrate and manufacturing method thereof
US20120243092A1 (en) * 2011-03-24 2012-09-27 Moser Baer India Limited Barrier layer and a method of manufacturing the barrier layer
US20130256018A1 (en) * 2009-09-28 2013-10-03 Kyocera Corporation Circuit substrate, laminated board and laminated sheet
US20140182905A1 (en) * 2012-12-31 2014-07-03 Samsung Electro-Mechanics Co., Ltd. Printed circuit board and surface treatment method of printed circuit board
KR20160065759A (en) * 2014-12-01 2016-06-09 제네럴 일렉트릭 컴퍼니 Printed circuit boards having profiled conductive layer and methods of manufacturing same
US20160219697A1 (en) * 2013-12-27 2016-07-28 Lg Chem, Ltd. Conductive film and method for manufacturing same
US9832871B2 (en) 2013-05-21 2017-11-28 Murata Manufacturing Co, Ltd. Module
US11570339B2 (en) * 2020-09-30 2023-01-31 Lextar Electronics Corporation Photodiode package structure with shutters, forming method thereof, and wearable device having the same
US11570902B2 (en) 2016-07-28 2023-01-31 Lumet Technologies, LTD. Flexible membrane for applying a pattern to a substrate

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3173439B2 (en) * 1997-10-14 2001-06-04 松下電器産業株式会社 Ceramic multilayer substrate and method of manufacturing the same
JP2003101197A (en) * 2000-02-09 2003-04-04 Matsushita Electric Ind Co Ltd Wiring board and multilayer wiring board
US6871396B2 (en) * 2000-02-09 2005-03-29 Matsushita Electric Industrial Co., Ltd. Transfer material for wiring substrate
TW507484B (en) * 2000-03-15 2002-10-21 Matsushita Electric Ind Co Ltd Method of manufacturing multi-layer ceramic circuit board and conductive paste used for the same
JP2001284813A (en) 2000-03-31 2001-10-12 Mitsubishi Electric Corp Method of manufacturing multilayer wiring board
JP2002110801A (en) * 2000-09-27 2002-04-12 Matsushita Electric Ind Co Ltd Wiring resistance compensation method
JP2002111222A (en) * 2000-10-02 2002-04-12 Matsushita Electric Ind Co Ltd Multilayer substrate
JP4770059B2 (en) * 2001-05-24 2011-09-07 パナソニック株式会社 Manufacturing method of ceramic multilayer substrate
JP2003258189A (en) * 2002-03-01 2003-09-12 Toshiba Corp Semiconductor device and method of manufacturing the same
US6946205B2 (en) * 2002-04-25 2005-09-20 Matsushita Electric Industrial Co., Ltd. Wiring transfer sheet and method for producing the same, and wiring board and method for producing the same
JP3835352B2 (en) * 2002-06-03 2006-10-18 株式会社デンソー Bump forming method and bonding method of substrate having bump and other substrate
US20050161814A1 (en) * 2002-12-27 2005-07-28 Fujitsu Limited Method for forming bumps, semiconductor device and method for manufacturing same, substrate processing apparatus, and semiconductor manufacturing apparatus
JP2005277385A (en) * 2004-02-27 2005-10-06 Tdk Corp Laminate chip inductor forming member and method of manufacturing laminate chip inductor comonent
DE102004056702B3 (en) * 2004-04-22 2006-03-02 Semikron Elektronik Gmbh & Co. Kg Method for mounting electronic components on a substrate
JP2006013455A (en) * 2004-05-27 2006-01-12 Canon Inc Multiprint wiring board and multiprint circuit board
TWI259748B (en) * 2004-09-22 2006-08-01 Murata Manufacturing Co Wiring board and wiring board module
FI20041525A (en) * 2004-11-26 2006-03-17 Imbera Electronics Oy Electronics module and manufacturing process
JP4617978B2 (en) * 2005-04-15 2011-01-26 パナソニック株式会社 Wiring board manufacturing method
US8033016B2 (en) 2005-04-15 2011-10-11 Panasonic Corporation Method for manufacturing an electrode and electrode component mounted body
DE102006008050A1 (en) * 2006-02-21 2007-08-23 Imi Intelligent Medical Implants Ag Device with flexible multi layer system e.g. for contacting or electro stimulation of living tissue cells or nerves, has contact point for electrical contacting and PCB has structure of electrically isolating material layer
JP4821424B2 (en) * 2006-04-10 2011-11-24 株式会社村田製作所 Ceramic multilayer substrate and manufacturing method thereof
US20110017594A1 (en) * 2009-06-30 2011-01-27 Edwards Lifesciences Corporation Analyte sensor fabrication
JP5165773B2 (en) * 2011-02-10 2013-03-21 フリージア・マクロス株式会社 Metal foil with carrier and method for producing laminated substrate using the same
KR20130033868A (en) * 2011-09-27 2013-04-04 삼성전기주식회사 Package substrate with mesh pattern and method for manufacturing thereof
KR101968635B1 (en) * 2012-11-22 2019-04-12 삼성전자주식회사 Method of forming electric wiring using inkjet printing and inkjet printing apparatus
JP2015153921A (en) * 2014-02-17 2015-08-24 三菱瓦斯化学株式会社 Wiring circuit board and method for manufacturing the same
US11018028B2 (en) * 2018-11-07 2021-05-25 Epistar Corporation Method of applying conductive adhesive and manufacturing device using the same
CN112714559B (en) * 2020-12-05 2022-05-03 深圳市辉煌线路板有限公司 Production method of multilayer PCB
CN117136422A (en) * 2021-04-16 2023-11-28 新烯科技有限公司 Gravure jig for manufacturing electronic component

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5106461A (en) * 1989-04-04 1992-04-21 Massachusetts Institute Of Technology High-density, multi-level interconnects, flex circuits, and tape for tab
US5162240A (en) * 1989-06-16 1992-11-10 Hitachi, Ltd. Method and apparatus of fabricating electric circuit pattern on thick and thin film hybrid multilayer wiring substrate
JPH05508120A (en) * 1990-07-12 1993-11-18 ドゥ ラ リュ インターナショナル リミティド Improvements regarding the sign panel
JPH04240792A (en) * 1991-01-24 1992-08-28 Matsushita Electric Ind Co Ltd Manufacture of circuit board
JPH04221674A (en) * 1990-12-25 1992-08-12 Matsushita Electric Ind Co Ltd Intaglio printing method
JP3061944B2 (en) * 1992-06-24 2000-07-10 キヤノン株式会社 Liquid jet recording head, method of manufacturing the same, and recording apparatus
JPH06267963A (en) * 1993-03-17 1994-09-22 Rohm Co Ltd Method of forming bump electrode in semiconductor part
JP3325351B2 (en) * 1993-08-18 2002-09-17 株式会社東芝 Semiconductor device
US5609704A (en) * 1993-09-21 1997-03-11 Matsushita Electric Industrial Co., Ltd. Method for fabricating an electronic part by intaglio printing
JP3039285B2 (en) * 1993-09-21 2000-05-08 松下電器産業株式会社 Electronic component and method of manufacturing the same
JP3152236B2 (en) * 1993-09-21 2001-04-03 松下電器産業株式会社 Electronic component manufacturing method
US5643831A (en) * 1994-01-20 1997-07-01 Fujitsu Limited Process for forming solder balls on a plate having apertures using solder paste and transferring the solder balls to semiconductor device
EP0706208B1 (en) * 1994-10-03 2002-06-12 Kabushiki Kaisha Toshiba Method of manufacturing of a semiconductor package integral with semiconductor chip.
WO1996019829A1 (en) * 1994-12-22 1996-06-27 Pace Benedict G Device for superheating steam
JP3589500B2 (en) * 1995-03-30 2004-11-17 大日本印刷株式会社 Manufacturing method of cell barrier for plasma display panel
US6123863A (en) * 1995-12-22 2000-09-26 Canon Kabushiki Kaisha Process for producing liquid-jet recording head, liquid-jet recording head produced thereby, and recording apparatus equipped with recording head
JP2809200B2 (en) * 1996-06-03 1998-10-08 日本電気株式会社 Method for manufacturing semiconductor device
JP3642110B2 (en) * 1996-06-11 2005-04-27 松下電器産業株式会社 Manufacturing method of electronic parts
US5886410A (en) * 1996-06-26 1999-03-23 Intel Corporation Interconnect structure with hard mask and low dielectric constant materials
US5926694A (en) * 1996-07-11 1999-07-20 Pfu Limited Semiconductor device and a manufacturing method thereof
JPH10242324A (en) * 1997-02-25 1998-09-11 Sumitomo Metal Mining Co Ltd Electrode-built-in ceramic substrate and manufacture thereof
JP3173410B2 (en) * 1997-03-14 2001-06-04 松下電器産業株式会社 Package substrate and method of manufacturing the same
JPH1164425A (en) * 1997-08-25 1999-03-05 Nec Corp Method and device for continuity inspection in electronic part
JP3173439B2 (en) * 1997-10-14 2001-06-04 松下電器産業株式会社 Ceramic multilayer substrate and method of manufacturing the same
JP3509507B2 (en) * 1997-11-10 2004-03-22 松下電器産業株式会社 Mounting structure and mounting method of electronic component with bump
US6075710A (en) * 1998-02-11 2000-06-13 Express Packaging Systems, Inc. Low-cost surface-mount compatible land-grid array (LGA) chip scale package (CSP) for packaging solder-bumped flip chips
WO2000035260A1 (en) * 1998-12-07 2000-06-15 Matsushita Electric Industrial Co., Ltd. Method of manufacturing ceramic substrate
JP3951508B2 (en) * 1999-06-11 2007-08-01 松下電器産業株式会社 Manufacturing method of electronic parts
JP2000353761A (en) * 1999-06-11 2000-12-19 Matsushita Electric Ind Co Ltd Manufacture of wiring board

Cited By (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020170660A1 (en) * 2000-06-07 2002-11-21 Akira Hashimoto Method for producing ceramic substrate
US6808578B2 (en) * 2000-06-07 2004-10-26 Matsushita Electric Industrial Co., Ltd. Method for producing ceramic substrate
WO2003007670A1 (en) * 2001-07-12 2003-01-23 Matsushita Electric Industrial Co., Ltd. Method for manufacturing ceramic multilayer circuit board
US7186307B2 (en) 2001-07-12 2007-03-06 Matsushita Electric Industrial Co., Ltd. Method for manufacturing a ceramic multilayer circuit board
US6848178B2 (en) * 2002-05-30 2005-02-01 Denso Corporation Enhancement of current-carrying capacity of a multilayer circuit board
US20060057830A1 (en) * 2003-04-16 2006-03-16 Epcos Ag Method for producing bumps on an electrical component
US7449405B2 (en) * 2003-04-16 2008-11-11 Epcos Ag Method for producing bumps on an electrical component
US8528497B2 (en) 2003-04-25 2013-09-10 Semiconductor Energy Laboratory Co., Ltd. Drop discharge apparatus, method for forming pattern and method for manufacturing semiconductor device
US20090314203A1 (en) * 2003-04-25 2009-12-24 Semiconductor Energy Laboratory Co., Ltd. Drop discharge apparatus, method for forming pattern and method for manufacturing semiconductor device
CN100461985C (en) * 2003-05-29 2009-02-11 日本特殊陶业株式会社 Wiring substrate, process for manufacturing the wiring substrate, and carrier sheet for green sheet used in the manufacturing process
US20050032258A1 (en) * 2003-05-29 2005-02-10 Ngk Spark Plug Co., Ltd. Wiring substrate, process for manufacturing the wiring substrate, and carrier sheet for green sheet used in the manufacturing process
US20050116224A1 (en) * 2003-08-27 2005-06-02 Tomoyuki Miyagawa Circuit board having test coupon and method for evaluating the circuit board
DE10339487A1 (en) * 2003-08-27 2005-03-31 Infineon Technologies Ag Semiconductor chip manufacture system for formation of chips on semiconductor wafer involves formation of pits in rear surface, plating with solder and application of solder to fill pits
US7333346B2 (en) * 2003-08-27 2008-02-19 Denso Corporation Circuit board having test coupon and method for evaluating the circuit board
US20060246624A1 (en) * 2003-11-11 2006-11-02 Edward Fuergut Semiconductor device with semiconductor chip and rewiring layer and method for producing the same
US7883993B2 (en) * 2003-11-11 2011-02-08 Infineon Technologies Ag Semiconductor device with semiconductor chip and rewiring layer and method for producing the same
US20080012076A1 (en) * 2004-01-26 2008-01-17 Semiconductor Energy Laboratory Co., Ltd. Display device, method for manufacturing thereof, and television device
US7939888B2 (en) 2004-01-26 2011-05-10 Semiconductor Energy Laboratory Co., Ltd. Display device and television device using the same
US20110165741A1 (en) * 2004-01-26 2011-07-07 Semiconductor Energy Laboratory Co., Ltd. Display device, method for manufacturing thereof, and television device
US8518760B2 (en) 2004-01-26 2013-08-27 Semiconductor Energy Co., Ltd. Display device, method for manufacturing thereof, and television device
US7812355B2 (en) 2004-03-03 2010-10-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same, liquid crystal television, and EL television
US20100051943A1 (en) * 2004-03-24 2010-03-04 Semiconductor Energy Laboratory Co. Ltd. Method for forming pattern, thin film transistor, display device, method for manufacturing thereof, and television apparatus
US8222636B2 (en) 2004-03-24 2012-07-17 Semiconductor Energy Laboratory Co., Ltd. Method for forming pattern, thin film transistor, display device, method for manufacturing thereof, and television apparatus
US20050287721A1 (en) * 2004-06-28 2005-12-29 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing wiring substrate, thin film transistor, display device and television device
US8158517B2 (en) * 2004-06-28 2012-04-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing wiring substrate, thin film transistor, display device and television device
US7163841B2 (en) * 2004-07-29 2007-01-16 Sanyo Electric Co., Ltd. Method of manufacturing circuit device
US20060024862A1 (en) * 2004-07-29 2006-02-02 Sadamichi Takakusaki Method of manufacturing circuit device
EP1859662A4 (en) * 2005-03-14 2013-12-18 Ricoh Co Ltd Multilayer wiring structure and method of manufacturing the same
EP1859662A1 (en) * 2005-03-14 2007-11-28 Ricoh Company, Ltd. Multilayer wiring structure and method of manufacturing the same
EP1844491A4 (en) * 2005-08-02 2011-03-02 Lg Chemical Ltd Method for patterning coatings
EP1844491A1 (en) * 2005-08-02 2007-10-17 LG Chem, Ltd. Method for patterning coatings
US20070178237A1 (en) * 2005-08-02 2007-08-02 Shin Dong M Method for patterning coatings
US20070102816A1 (en) * 2005-11-08 2007-05-10 Samsung Electronics Co., Ltd. Board structure, a ball grid array (BGA) package and method thereof, and a solder ball and method thereof
US7791195B2 (en) * 2005-11-08 2010-09-07 Samsung Electronics Co., Ltd. Ball grid array (BGA) package and method thereof
US20080131673A1 (en) * 2005-12-13 2008-06-05 Yasuyuki Yamamoto Method for Producing Metallized Ceramic Substrate
DE102006035865B3 (en) * 2006-08-01 2008-03-06 Infineon Technologies Ag Material placing method for use in integrated circuit, involves positioning transfer plate opposite to target plate, where material is casted out from blind holes to contact with target plate and to place at target plate
US8048479B2 (en) 2006-08-01 2011-11-01 Qimonda Ag Method for placing material onto a target board by means of a transfer board
US20080029849A1 (en) * 2006-08-01 2008-02-07 Infineon Technologies Ag Method for placing material onto a target board by means of a transfer board
US20110042131A1 (en) * 2009-08-20 2011-02-24 Samsung Electro-Mechanics Co., Ltd Ceramic substrate and manufacturing method thereof
US8222529B2 (en) * 2009-08-20 2012-07-17 Samsung Electro-Mechanics Co., Ltd. Ceramic substrate and manufacturing method thereof
US8975537B2 (en) * 2009-09-28 2015-03-10 Kyocera Corporation Circuit substrate, laminated board and laminated sheet
US20130256018A1 (en) * 2009-09-28 2013-10-03 Kyocera Corporation Circuit substrate, laminated board and laminated sheet
US8608323B2 (en) * 2011-03-24 2013-12-17 Moser Baer India Limited Barrier layer and a method of manufacturing the barrier layer
US20120243092A1 (en) * 2011-03-24 2012-09-27 Moser Baer India Limited Barrier layer and a method of manufacturing the barrier layer
US20140182905A1 (en) * 2012-12-31 2014-07-03 Samsung Electro-Mechanics Co., Ltd. Printed circuit board and surface treatment method of printed circuit board
US9832871B2 (en) 2013-05-21 2017-11-28 Murata Manufacturing Co, Ltd. Module
US20160219697A1 (en) * 2013-12-27 2016-07-28 Lg Chem, Ltd. Conductive film and method for manufacturing same
US9699898B2 (en) * 2013-12-27 2017-07-04 Lg Chem, Ltd. Conductive film and method for manufacturing same
EP3032928A1 (en) * 2014-12-01 2016-06-15 General Electric Company Printed circuit boards having profiled conductive layer and methods of manufacturing same
KR20160065759A (en) * 2014-12-01 2016-06-09 제네럴 일렉트릭 컴퍼니 Printed circuit boards having profiled conductive layer and methods of manufacturing same
US9844136B2 (en) 2014-12-01 2017-12-12 General Electric Company Printed circuit boards having profiled conductive layer and methods of manufacturing same
KR102488164B1 (en) * 2014-12-01 2023-01-12 에이비비 파워 일렉트로닉스 인크. Printed circuit boards having profiled conductive layer and methods of manufacturing same
US11570902B2 (en) 2016-07-28 2023-01-31 Lumet Technologies, LTD. Flexible membrane for applying a pattern to a substrate
US11832395B2 (en) * 2016-07-28 2023-11-28 Landa Labs (2012) Ltd. Application of electrical conductors to an electrically insulating substrate
US11570339B2 (en) * 2020-09-30 2023-01-31 Lextar Electronics Corporation Photodiode package structure with shutters, forming method thereof, and wearable device having the same

Also Published As

Publication number Publication date
JPH11121645A (en) 1999-04-30
US20020100966A1 (en) 2002-08-01
US6429114B1 (en) 2002-08-06
JP3173439B2 (en) 2001-06-04
US6861744B2 (en) 2005-03-01

Similar Documents

Publication Publication Date Title
US6861744B2 (en) Multilayer ceramic substrate utilizing an intaglio plate with a plurality of grooves having different depths
US7570491B2 (en) Printed circuit board with embedded capacitors therein, and process for manufacturing the same
JP4288266B2 (en) Manufacturing method of printed circuit board with built-in multilayer capacitor
KR100455891B1 (en) A printed circuit board with embedded capacitors, and a manufacturing process thereof
US7282394B2 (en) Printed circuit board including embedded chips and method of fabricating the same using plating
US7532453B2 (en) Built-in capacitor type wiring board and method for manufacturing the same
KR100688768B1 (en) Embedded chip print circuit board and method for fabricating the same
KR100455890B1 (en) A printed circuit board with embedded capacitors, and a manufacturing process thereof
US7704548B2 (en) Method for manufacturing wiring board
KR100645643B1 (en) Manufacturing method of PCB having embedded passive-chips
HU225075B1 (en) Power/ground core for printed circuit boards, printed circuit board and method for producing these boards
US6350334B1 (en) Method of manufacturing a multi-layered ceramic substrate
US6374733B1 (en) Method of manufacturing ceramic substrate
JP3953122B2 (en) Circuit card and manufacturing method thereof
US6353997B1 (en) Layer build-up method for manufacturing multi-layer board
KR100835660B1 (en) Capacitor, Method of Manufacturing thereof and Printed Circuit Board having the capacitor
EP0572232A2 (en) A multilayer printed circuit board and method for manufacturing same
JP4082193B2 (en) Printed circuit board manufacturing method
JPH0645758A (en) Multilayer ceramic board and manufacture thereof
EP1259102B1 (en) Multi-layer printed circuit bare board enabling higher density wiring and a method of manufacturing the same
US20040192039A1 (en) Method of fabricating a multi-layer circuit structure having embedded polymer resistors
JP2004128404A (en) Wiring board and its manufacturing method

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION