US20020076850A1 - Device structure for storing charge and method therefore - Google Patents
Device structure for storing charge and method therefore Download PDFInfo
- Publication number
- US20020076850A1 US20020076850A1 US09/740,249 US74024900A US2002076850A1 US 20020076850 A1 US20020076850 A1 US 20020076850A1 US 74024900 A US74024900 A US 74024900A US 2002076850 A1 US2002076850 A1 US 2002076850A1
- Authority
- US
- United States
- Prior art keywords
- layer
- silicon nitride
- silicon
- nanoclusters
- nitride layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 48
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 54
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 54
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 32
- 239000010703 silicon Substances 0.000 claims abstract description 32
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 31
- 239000004065 semiconductor Substances 0.000 claims abstract description 31
- 238000003860 storage Methods 0.000 claims abstract description 9
- 238000010438 heat treatment Methods 0.000 claims abstract 3
- 150000004767 nitrides Chemical class 0.000 claims description 63
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 23
- 239000000758 substrate Substances 0.000 claims description 20
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 5
- 238000004519 manufacturing process Methods 0.000 claims description 3
- 229910052814 silicon oxide Inorganic materials 0.000 claims 15
- 229920005591 polysilicon Polymers 0.000 claims 3
- 238000000151 deposition Methods 0.000 abstract description 3
- 230000015654 memory Effects 0.000 abstract description 3
- 230000014759 maintenance of location Effects 0.000 description 12
- 230000008901 benefit Effects 0.000 description 11
- 230000008569 process Effects 0.000 description 11
- 239000000463 material Substances 0.000 description 9
- 230000005641 tunneling Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- 229910052681 coesite Inorganic materials 0.000 description 4
- 229910052906 cristobalite Inorganic materials 0.000 description 4
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 229910052682 stishovite Inorganic materials 0.000 description 4
- 229910052905 tridymite Inorganic materials 0.000 description 4
- 239000004020 conductor Substances 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 230000006872 improvement Effects 0.000 description 3
- 239000002244 precipitate Substances 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 239000000243 solution Substances 0.000 description 3
- 238000000038 ultrahigh vacuum chemical vapour deposition Methods 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000006911 nucleation Effects 0.000 description 2
- 238000010899 nucleation Methods 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000003292 diminished effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000002159 nanocrystal Substances 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 238000007725 thermal activation Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
- H01L29/42332—Gate electrodes for transistors with a floating gate with the floating gate formed by two or more non connected parts, e.g. multi-particles flating gate
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
Definitions
- the invention relates generally to semiconductor devices and more particularly to a semiconductor storage device and a process for forming such a semiconductor storage device.
- EEPROM Electrically erasable programmable read only memory
- EEPROM device structures commonly include a floating gate that has charge storage capabilities. Charge can be forced into the floating gate structure or removed from the floating gate structure using control voltages. The conductivity of the channel underlying the floating gate is significantly altered by the presence of charges stored in the floating gate. The difference in conductivity due to a charged or uncharged floating gate can be current sensed, thus allowing binary memory states to be determined. The conductivity difference is also represented by a shift in the threshold voltage (Vt) associated with the device in the two different states.
- Vt threshold voltage
- One EEPROM device which operates at lower operating voltages than a continuous floating gate device, uses a silicon-oxide-nitride-oxide-silicon (SONOS) structure, in which charge is stored in the nitride layer.
- SONOS silicon-oxide-nitride-oxide-silicon
- Another advantage of SONOS over the continuous floating gate device is the ease of processing due to its simpler layer structure.
- charge is forced from the substrate through the tunnel oxide into the nitride, which acts as a trapping layer.
- the trapping layer in SONOS is equivalent to the floating gate of other EEPROM devices.
- One problem that exists with the SONOS structure is that at temperatures greater than or equal to room temperature, the charge retention of the trapping layer can be a problem.
- the energy levels of the nitride traps are not deep enough to prevent, over the expected lifetime of the device, charge from thermally exciting into the nitride conduction band, then tunneling to the substrate layer through the first oxide (tunnel oxide). Hence, the charge retention and reliability of this structure is diminished. Therefore a need exists for a SONOS structure with a higher reliability, especially at temperatures equal to or greater than room temperature.
- FIGS. 1 - 4 illustrate a cross-sectional view of an improved SONOS structure according to the present invention
- FIGS. 5 - 8 illustrate a cross-sectional view of an alternate embodiment of the improved SONOS structure according to the present invention
- FIG. 9 illustrates a band diagram of the traditional SONOS structure during charge retention
- FIG. 10 illustrates a band diagram of the improved SONOS structure according to the present invention during charge retention.
- the present invention pertains to a semiconductor memory device with a trapping layer that includes a plurality of nanoclusters or discrete storage elements and techniques useful in the manufacturing of such a device.
- a plurality of nanoclusters in the trapping layer of traditional SONOS, there is an improvement in charge retention, reliability characteristics and write/erase times.
- traditional SONOS is used to define the SONOS structure without nanoclusters.
- the nanoclusters are deposited on a nitride layer.
- the nanoclusters are nucleated from the nitride layer. The invention can be better understood with references to FIGS. 1 - 10 .
- the improved SONOS device is formed on a substrate 10 .
- Substrate 10 typically is a single crystal silicon or other semiconductive material, such as GaAs.
- substrate 10 may be a silicon-on-insulator (SOI).
- SOI silicon-on-insulator
- a top surface of substrate 10 will be a semiconductor material.
- a tunnel oxide layer or first oxide layer 20 is formed over substrate 10 .
- first oxide layer 20 is SiO 2 .
- First oxide layer 20 can also be aluminum oxide, nitrided SiO 2 , any other dielectric material or tunneling barrier material.
- First oxide layer 20 is typically formed by thermal growth. However, any other known method for forming dielectric materials can be used, such as CVD, PVD, combinations thereof, or the like.
- a first nitride layer 30 is formed over first oxide layer 20 .
- first nitride layer 30 is deposited by using CVD, PVD, combinations thereof and the like.
- First nitride layer 30 is typically silicon nitride.
- First nitride layer 30 preferably has a thickness less than 50 Angstroms.
- Nanoclusters 40 are formed on first nitride layer 30 , as shown in FIG. 1. Nanoclusters are preferably nanocrystals of silicon, however another suitable semiconductor material can be used. In addition, it is possible that the nanoclusters are amorphous. Nanoclusters 40 can be deposited through a controlled LPCVD, RTCVD or UHCVD process.
- the density of nanoclusters 40 can be closely controlled.
- a multi-step process may be utilized to ensure proper nucleation and growth selectivity for different phases of the nanocluster formation.
- desired nanocluster densities can be achieved while ensuring uniformity in size and density in a manufacturable process.
- UHVCVD is utilized to grow the nanoclusters 40
- additional advantages are achieved due to the reduction of background contamination in the environment within which the nanoclusters 40 formation occurs. Similar optimizations to the formation of the nanoclusters that were utilized in LPCVD techniques can be employed in UHVCVD techniques to produce the desired resulting nanoclusters 40 .
- the nanoclusters 40 are approximately less than 100 Angstroms in the diameter. (For purposes of this specification, the nanocluster diameter is defined as the largest width of the nanocluster.) More preferably, they are approximately 35-50 Angstroms in diameter. As schematically shown in FIGS. 1 - 4 , the nanoclusters 40 are usually approximately hemispherical in shape due to the deposition process.
- the nanoclusters 40 generally, have a height that is approximately half of their diameter.
- the density of nanoclusters 40 is at least 10 11 nanoclusters per square centimeter. Using any of the above methods will result in the nanoclusters that are deposited during the same process, being substantially in the same row.
- a second nitride layer 50 is formed over nanoclusters 40 and the first nitride layer 30 .
- the second nitride layer 50 is silicon nitride.
- another material with a large density of isolated charge trapping centers can be used.
- the first and second nitride layers ( 30 and 50 ) are the same material.
- the same processes used to form the first nitride layer 30 can also be used to form the second nitride layer 50 .
- the sum of the first nitride layer 30 and the second nitride layer 50 is less than 300 Angstroms.
- the first and second nitride layers ( 30 and 50 ) are between 50 and 300 Angstroms and more preferably between 75 to 150 Angstroms.
- the thickness of the nitride layers ( 30 and 50 ) cannot be too thick, or else the total voltage required to write or erase the device will increase to an undesirable level. This will increase the time required to write or erase the device.
- the thickness of the nitride layers ( 30 and 50 ) cannot be too thin as not to allow for enough charge to be stored in structure.
- both the first nitride layer 30 and the second nitride layer 50 will be 75 Angstroms.
- the first nitride layer 30 will be less than 50 Angstroms and preferably between 10 to 50 Angstroms.
- the second nitride layer 50 will be between 50 and 150 Angstroms and preferably approximately 75 Angstroms. In the embodiments where first nitride layer 30 is thinner than second nitride layer 50 , the nanoclusters 40 will be closer to the tunnel oxide layer 20 . This will increase the speed of writing electrons to the structure relative to the case where the second nitride layer 50 thinner than the first nitride layer 30 . Charge retention, however, will be better in the latter case. To see an improvement over traditional SONOS in write and erase speeds, the first nitride layer 50 should be less than 50 to 75 Angstroms. Charge retention will still improve when the first layer is 10 to 30 Angstroms or more.
- a second row of nanoclusters (not shown) would be deposited over the second row of nanoclusters.
- a third nitride layer (not shown) can be formed. Further multiple layers can be formed in such a manner, if desired.
- the overall nitride thickness not to exceed about 50-300 Angstroms.
- the benefit of a thicker overall nitride and additional nanoclusters is increased charge storage.
- the disadvantage is an increase in the voltage required for program and erase.
- the second oxide layer 60 is formed on the nitride layer 50 .
- the second oxide layer 60 is preferably a SiO 2 layer, but may be any other suitable dielectric material as well, such as aluminum oxide, nitrided SiO 2 , or a metal oxide.
- the second oxide layer 60 can be thermally grown or deposited by CVD, PVD, combinations thereof, or the like.
- First oxide layer 20 and second oxide layer 60 can be the same or different materials.
- Second oxide layer 60 is typically 40-50 Angstroms in thickness.
- conductive layer 70 is formed, as shown in FIG. 4.
- conductive layer 70 will be a polycrystalline silicon layer.
- any other conductive material such as a metal, metal alloy and the like, can be used.
- the conductive layer 70 is typically at least 1000 Angstroms in thickness if it is polycrystalline silicon. Any known method for depositing a conductive material can be used such as CVD, PVD, combinations thereof and the like.
- FIG. 5 Another method for forming the improved SONOS structure will be described with references to FIGS. 5 - 8 .
- the substrate 10 and the first oxide layer 20 are formed as previously discussed in the alternate embodiment. The same materials and thicknesses are used as previously discussed.
- a silicon-rich nitride layer 35 is formed over the first oxide layer 20 .
- the silicon-rich nitride layer 35 has a thickness between 75 to 200 Angstroms, and more preferably approximately 100 Angstroms.
- the silicon-rich nitride layer 35 should have at least 5% of excess silicon and preferably will have 10-20% excess silicon.
- Excess silicon is used herein to describe the amount of silicon that is present beyond the amount of silicon that is present in stoichiometric silicon nitride (Si 3 N 4 ).
- the silicon rich nitride layer is annealed in a thermal furnace at a temperature of approximately 600-1000 degrees Celsius. The annealing causes silicon precipitates to form in the silicon nitride layer 35 .
- the precipitates will develop into approximately spherical silicon nanoclusters 32 , as shown in FIG. 6.
- the nanoclusters 32 are approximately less than 100 Angstroms in diameter. More typically they are approximately 35-50 Angstroms.
- the density of nanoclusters 32 is at least 10 11 nanoclusters per square centimeter. Due to the processing, the nanoclusters 35 will be scattered throughout the silicon nitride layer 35 instead of forming rows as was described in the previous embodiment.
- the second oxide layer 60 is formed as was previously discussed in an alternate embodiment. However, the anneal previously discussed for forming the silicon precipitates does not have to be performed prior to forming the second oxide layer 60 . Instead, the anneal can be performed after the formation of second oxide layer 60 . As shown in FIG. 8, a conductive layer 70 is formed over second oxide layer 60 .
- FIG. 9 shows an energy band diagram of the traditional SONOS structure.
- Element 80 is the substrate.
- Element 90 is the first oxide layer.
- Element 100 is the nitride layer.
- Element 110 is the second oxide layer and element 120 is the gate or conductive material.
- This figure shows the SONOS structure in the high V t state.
- the high V t state is the state of the device after electrons have been trapped in the nitride layer.
- the x-axis is the distance along the SONOS stack from within the silicon substrate.
- the y-axis is an energy level expressed in electron volts (eV).
- Electron 200 is in a trap level or trap state in the nitride layer 100 .
- This trapping level is at a lower energy level than the conduction band of the nitride 100 . If electron 200 is thermally excited, the electron may move from one trap state to another trap state, which is at the same energy level. However, more typically, the electron 200 will move from the trapping level to the conduction band of the nitride layer when thermally excited. The electron can then travel to the nitride 100 and first oxide layer 90 interface. The electron 200 can then tunnel through the first oxide layer 90 to the substrate layer 80 . This tunneling phenomenon in the SONOS structure is undesirable because it reduces the reliability and charge retention of the device.
- FIG. 10 is an energy band diagram of the improved SONOS structure. Like the traditional SONOS energy band diagram in FIG. 9, there is a substrate layer 80 , a first oxide layer 90 , a second oxide layer 110 and a gate or conductive layer 120 . However, in FIG. 10 there are two nitride layers. The first nitride layer 105 is below the nanoclusters in the SONOS stack and second nitride layer 109 is above the nanoclusters 210 in the SONOS stack. When thermally excited, electron 200 may tunnel from trap to trap in either nitride layer 109 or 105 .
- electron 200 when thermally excited, will travel from the trap levels in the nitride layers 105 or 109 to the conduction bands of the nitride layers 105 and 109 . Due to scattering in the nitride, the electron 200 may lose energy, then fall into a nanocluster 210 . Because of the depth of the energy well introduced by the nanocluster, the rate of thermal activation into the conduction band is greatly reduced in comparison to the traditional structure in FIG. 9. Hence, the charge retention and reliability of the improved SONOS structure is superior to the traditional SONOS structure.
- FIGS. 9 and 10 explain the charge retention characteristics of the SONOS structure and improved SONOS structure in regards to electrons.
- skilled artisans would appreciate that the same processes can be shown in regards to holes.
- the explanation will be with respect to the valence band of the SONOS stacks, as opposed to the conduction band as described above.
- the improved SONOS stack also has the advantage of improving the process of writing holes, which will be referred to as erasing.
- the traditional SONOS stack has the disadvantage that the excess of positive charge over negative charge that can be stored in the trapping layer is limited by the electron injection from the gate electrode.
- This problem is solved by the improved SONOS structure.
- nanoclusters near the interface act as intermediate states.
- the intermediate states increase the tunneling rate of holes from the substrate with respect to the tunneling rate of electrons from the conductive layer in comparison to these same relative rates in the traditional SONOS structure.
- This improved hole tunneling rate with respect to electron tunneling rate is due to the increase in the number of allowed states in the SONOS structure caused by the presence of nanoclusters. This improvement is also due to better energy alignment of the band diagram of the materials in the SONOS stack. Due to the increase in allowed energy states, the rate of writing holes to the improved SONOS stack is increased compared to the traditional SONOS stack under the same bias conditions. Alternately, the voltage can be decreased during erasing and this will keep the speed unchanged between traditional and improved SONOS stacks. The increase in allowed energy states also improves the write or writing of electron speed in the improved SONOS stack. Alternately, the advantage of decreasing the voltage for writing electrons in the improved SONOS stack can be performed.
Abstract
Description
- The invention relates generally to semiconductor devices and more particularly to a semiconductor storage device and a process for forming such a semiconductor storage device.
- Electrically erasable programmable read only memory (EEPROM) structures are commonly used in integrated circuits for non-volatile data storage. As is known, EEPROM device structures commonly include a floating gate that has charge storage capabilities. Charge can be forced into the floating gate structure or removed from the floating gate structure using control voltages. The conductivity of the channel underlying the floating gate is significantly altered by the presence of charges stored in the floating gate. The difference in conductivity due to a charged or uncharged floating gate can be current sensed, thus allowing binary memory states to be determined. The conductivity difference is also represented by a shift in the threshold voltage (Vt) associated with the device in the two different states.
- As semiconductor devices continue to evolve, the operating voltages of such semiconductor devices are often reduced in order to suit low power applications. It is desirable for such operating voltage reductions to be accomplished while ensuring that the speed and functionality of the devices is maintained or improved.
- One EEPROM device, which operates at lower operating voltages than a continuous floating gate device, uses a silicon-oxide-nitride-oxide-silicon (SONOS) structure, in which charge is stored in the nitride layer. Another advantage of SONOS over the continuous floating gate device is the ease of processing due to its simpler layer structure. In a SONOS structure, charge is forced from the substrate through the tunnel oxide into the nitride, which acts as a trapping layer. The trapping layer in SONOS is equivalent to the floating gate of other EEPROM devices. One problem that exists with the SONOS structure is that at temperatures greater than or equal to room temperature, the charge retention of the trapping layer can be a problem. The energy levels of the nitride traps are not deep enough to prevent, over the expected lifetime of the device, charge from thermally exciting into the nitride conduction band, then tunneling to the substrate layer through the first oxide (tunnel oxide). Hence, the charge retention and reliability of this structure is diminished. Therefore a need exists for a SONOS structure with a higher reliability, especially at temperatures equal to or greater than room temperature.
- The present invention is illustrated by way of example and not limited by the accompanying figures, in which like references indicate similar elements, and in which:
- FIGS.1-4 illustrate a cross-sectional view of an improved SONOS structure according to the present invention;
- FIGS.5-8 illustrate a cross-sectional view of an alternate embodiment of the improved SONOS structure according to the present invention;
- FIG. 9 illustrates a band diagram of the traditional SONOS structure during charge retention; and
- FIG. 10 illustrates a band diagram of the improved SONOS structure according to the present invention during charge retention.
- Skilled artisans appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help improve the understanding of the embodiments of the present invention.
- Generally, the present invention pertains to a semiconductor memory device with a trapping layer that includes a plurality of nanoclusters or discrete storage elements and techniques useful in the manufacturing of such a device. By including a plurality of nanoclusters in the trapping layer of traditional SONOS, there is an improvement in charge retention, reliability characteristics and write/erase times. (As used herein, the term “traditional SONOS” is used to define the SONOS structure without nanoclusters.) In one embodiment, the nanoclusters are deposited on a nitride layer. In another embodiment, the nanoclusters are nucleated from the nitride layer. The invention can be better understood with references to FIGS.1-10.
- Turning to FIG. 1, the improved SONOS device is formed on a
substrate 10.Substrate 10 typically is a single crystal silicon or other semiconductive material, such as GaAs. Alternatively,substrate 10 may be a silicon-on-insulator (SOI). In each case, a top surface ofsubstrate 10 will be a semiconductor material. Over substrate 10 a tunnel oxide layer orfirst oxide layer 20 is formed. Typically,first oxide layer 20 is SiO2.First oxide layer 20 can also be aluminum oxide, nitrided SiO2, any other dielectric material or tunneling barrier material.First oxide layer 20 is typically formed by thermal growth. However, any other known method for forming dielectric materials can be used, such as CVD, PVD, combinations thereof, or the like. Afirst nitride layer 30 is formed overfirst oxide layer 20. Typically,first nitride layer 30 is deposited by using CVD, PVD, combinations thereof and the like.First nitride layer 30 is typically silicon nitride.First nitride layer 30 preferably has a thickness less than 50 Angstroms.Nanoclusters 40 are formed onfirst nitride layer 30, as shown in FIG. 1. Nanoclusters are preferably nanocrystals of silicon, however another suitable semiconductor material can be used. In addition, it is possible that the nanoclusters are amorphous.Nanoclusters 40 can be deposited through a controlled LPCVD, RTCVD or UHCVD process. Through these processes the density ofnanoclusters 40 can be closely controlled. In embodiments utilizing LPCVD or RTCVD techniques a multi-step process may be utilized to ensure proper nucleation and growth selectivity for different phases of the nanocluster formation. As such, desired nanocluster densities can be achieved while ensuring uniformity in size and density in a manufacturable process. In embodiments where UHVCVD is utilized to grow thenanoclusters 40, additional advantages are achieved due to the reduction of background contamination in the environment within which thenanoclusters 40 formation occurs. Similar optimizations to the formation of the nanoclusters that were utilized in LPCVD techniques can be employed in UHVCVD techniques to produce the desired resultingnanoclusters 40. In UHVCVD techniques even lower pressures than those present in LPCVD techniques can provide a further reduction in growth kinetics such that a higher level control is obtained over the nanocluster formation. Furthermore, potential gradients in nanocluster growth rates due to precursor gas depletion effects are further minimized. Preferably, thenanoclusters 40 are approximately less than 100 Angstroms in the diameter. (For purposes of this specification, the nanocluster diameter is defined as the largest width of the nanocluster.) More preferably, they are approximately 35-50 Angstroms in diameter. As schematically shown in FIGS. 1-4, thenanoclusters 40 are usually approximately hemispherical in shape due to the deposition process. Thus, thenanoclusters 40, generally, have a height that is approximately half of their diameter. The density ofnanoclusters 40 is at least 1011 nanoclusters per square centimeter. Using any of the above methods will result in the nanoclusters that are deposited during the same process, being substantially in the same row. - As shown in FIG. 2, a
second nitride layer 50 is formed overnanoclusters 40 and thefirst nitride layer 30. Typically thesecond nitride layer 50 is silicon nitride. However, another material with a large density of isolated charge trapping centers can be used. In one embodiment, the first and second nitride layers (30 and 50) are the same material. The same processes used to form thefirst nitride layer 30 can also be used to form thesecond nitride layer 50. The sum of thefirst nitride layer 30 and thesecond nitride layer 50 is less than 300 Angstroms. Preferably, the first and second nitride layers (30 and 50) are between 50 and 300 Angstroms and more preferably between 75 to 150 Angstroms. The thickness of the nitride layers (30 and 50) cannot be too thick, or else the total voltage required to write or erase the device will increase to an undesirable level. This will increase the time required to write or erase the device. The thickness of the nitride layers (30 and 50) cannot be too thin as not to allow for enough charge to be stored in structure. In one embodiment both thefirst nitride layer 30 and thesecond nitride layer 50 will be 75 Angstroms. In another embodiment, thefirst nitride layer 30 will be less than 50 Angstroms and preferably between 10 to 50 Angstroms. Thesecond nitride layer 50 will be between 50 and 150 Angstroms and preferably approximately 75 Angstroms. In the embodiments wherefirst nitride layer 30 is thinner thansecond nitride layer 50, thenanoclusters 40 will be closer to thetunnel oxide layer 20. This will increase the speed of writing electrons to the structure relative to the case where thesecond nitride layer 50 thinner than thefirst nitride layer 30. Charge retention, however, will be better in the latter case. To see an improvement over traditional SONOS in write and erase speeds, thefirst nitride layer 50 should be less than 50 to 75 Angstroms. Charge retention will still improve when the first layer is 10 to 30 Angstroms or more. - In one embodiment, after forming the
second nitride layer 50, a second row of nanoclusters (not shown) would be deposited over the second row of nanoclusters. In such cases, a third nitride layer (not shown) can be formed. Further multiple layers can be formed in such a manner, if desired. However, in general it is desirable for the overall nitride thickness not to exceed about 50-300 Angstroms. The benefit of a thicker overall nitride and additional nanoclusters is increased charge storage. The disadvantage is an increase in the voltage required for program and erase. - Turning to FIG. 3, the
second oxide layer 60 is formed on thenitride layer 50. Thesecond oxide layer 60 is preferably a SiO2 layer, but may be any other suitable dielectric material as well, such as aluminum oxide, nitrided SiO2, or a metal oxide. Thesecond oxide layer 60 can be thermally grown or deposited by CVD, PVD, combinations thereof, or the like.First oxide layer 20 andsecond oxide layer 60 can be the same or different materials.Second oxide layer 60 is typically 40-50 Angstroms in thickness. - On the second oxide layer60 a
conductive layer 70 is formed, as shown in FIG. 4. Typicallyconductive layer 70 will be a polycrystalline silicon layer. However, any other conductive material, such as a metal, metal alloy and the like, can be used. Theconductive layer 70 is typically at least 1000 Angstroms in thickness if it is polycrystalline silicon. Any known method for depositing a conductive material can be used such as CVD, PVD, combinations thereof and the like. - Another method for forming the improved SONOS structure will be described with references to FIGS.5-8. In FIG. 5, the
substrate 10 and thefirst oxide layer 20 are formed as previously discussed in the alternate embodiment. The same materials and thicknesses are used as previously discussed. Over thefirst oxide layer 20, a silicon-rich nitride layer 35 is formed. Preferably, the silicon-rich nitride layer 35 has a thickness between 75 to 200 Angstroms, and more preferably approximately 100 Angstroms. The silicon-rich nitride layer 35 should have at least 5% of excess silicon and preferably will have 10-20% excess silicon. Excess silicon is used herein to describe the amount of silicon that is present beyond the amount of silicon that is present in stoichiometric silicon nitride (Si3N4). Next, the silicon rich nitride layer is annealed in a thermal furnace at a temperature of approximately 600-1000 degrees Celsius. The annealing causes silicon precipitates to form in thesilicon nitride layer 35. Through nucleation and growth, the precipitates will develop into approximatelyspherical silicon nanoclusters 32, as shown in FIG. 6. Typically thenanoclusters 32 are approximately less than 100 Angstroms in diameter. More typically they are approximately 35-50 Angstroms. The density ofnanoclusters 32 is at least 1011 nanoclusters per square centimeter. Due to the processing, thenanoclusters 35 will be scattered throughout thesilicon nitride layer 35 instead of forming rows as was described in the previous embodiment. - Turning to FIG. 7, the
second oxide layer 60 is formed as was previously discussed in an alternate embodiment. However, the anneal previously discussed for forming the silicon precipitates does not have to be performed prior to forming thesecond oxide layer 60. Instead, the anneal can be performed after the formation ofsecond oxide layer 60. As shown in FIG. 8, aconductive layer 70 is formed oversecond oxide layer 60. - FIG. 9 shows an energy band diagram of the traditional SONOS structure.
Element 80 is the substrate.Element 90 is the first oxide layer.Element 100 is the nitride layer.Element 110 is the second oxide layer andelement 120 is the gate or conductive material. This figure shows the SONOS structure in the high Vt state. The high Vt state is the state of the device after electrons have been trapped in the nitride layer. The x-axis is the distance along the SONOS stack from within the silicon substrate. The y-axis is an energy level expressed in electron volts (eV).Electron 200 is in a trap level or trap state in thenitride layer 100. This trapping level is at a lower energy level than the conduction band of thenitride 100. Ifelectron 200 is thermally excited, the electron may move from one trap state to another trap state, which is at the same energy level. However, more typically, theelectron 200 will move from the trapping level to the conduction band of the nitride layer when thermally excited. The electron can then travel to thenitride 100 andfirst oxide layer 90 interface. Theelectron 200 can then tunnel through thefirst oxide layer 90 to thesubstrate layer 80. This tunneling phenomenon in the SONOS structure is undesirable because it reduces the reliability and charge retention of the device. - FIG. 10 is an energy band diagram of the improved SONOS structure. Like the traditional SONOS energy band diagram in FIG. 9, there is a
substrate layer 80, afirst oxide layer 90, asecond oxide layer 110 and a gate orconductive layer 120. However, in FIG. 10 there are two nitride layers. Thefirst nitride layer 105 is below the nanoclusters in the SONOS stack andsecond nitride layer 109 is above thenanoclusters 210 in the SONOS stack. When thermally excited,electron 200 may tunnel from trap to trap in eithernitride layer electron 200, when thermally excited, will travel from the trap levels in the nitride layers 105 or 109 to the conduction bands of the nitride layers 105 and 109. Due to scattering in the nitride, theelectron 200 may lose energy, then fall into ananocluster 210. Because of the depth of the energy well introduced by the nanocluster, the rate of thermal activation into the conduction band is greatly reduced in comparison to the traditional structure in FIG. 9. Hence, the charge retention and reliability of the improved SONOS structure is superior to the traditional SONOS structure. - FIGS. 9 and 10 explain the charge retention characteristics of the SONOS structure and improved SONOS structure in regards to electrons. However, skilled artisans would appreciate that the same processes can be shown in regards to holes. However, the explanation will be with respect to the valence band of the SONOS stacks, as opposed to the conduction band as described above.
- The improved SONOS stack also has the advantage of improving the process of writing holes, which will be referred to as erasing. During erasing, the traditional SONOS stack has the disadvantage that the excess of positive charge over negative charge that can be stored in the trapping layer is limited by the electron injection from the gate electrode. This problem is solved by the improved SONOS structure. When erasing with the improved SONOS structure, nanoclusters near the interface act as intermediate states. In the improved SONOS structure , the intermediate states increase the tunneling rate of holes from the substrate with respect to the tunneling rate of electrons from the conductive layer in comparison to these same relative rates in the traditional SONOS structure. This improved hole tunneling rate with respect to electron tunneling rate is due to the increase in the number of allowed states in the SONOS structure caused by the presence of nanoclusters. This improvement is also due to better energy alignment of the band diagram of the materials in the SONOS stack. Due to the increase in allowed energy states, the rate of writing holes to the improved SONOS stack is increased compared to the traditional SONOS stack under the same bias conditions. Alternately, the voltage can be decreased during erasing and this will keep the speed unchanged between traditional and improved SONOS stacks. The increase in allowed energy states also improves the write or writing of electron speed in the improved SONOS stack. Alternately, the advantage of decreasing the voltage for writing electrons in the improved SONOS stack can be performed.
- Although writing, erasing and charge retention has been described with respect to a specific charge types (electrons/holes), skilled artisans appreciated that writing, erasing and charge retention can be expressed in terms of the other charge type (electrons/holes) instead.
- In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.
- Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein, the terms “comprises,” “comprising,” or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.
Claims (43)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/740,249 US6444545B1 (en) | 2000-12-19 | 2000-12-19 | Device structure for storing charge and method therefore |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/740,249 US6444545B1 (en) | 2000-12-19 | 2000-12-19 | Device structure for storing charge and method therefore |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020076850A1 true US20020076850A1 (en) | 2002-06-20 |
US6444545B1 US6444545B1 (en) | 2002-09-03 |
Family
ID=24975674
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/740,249 Expired - Lifetime US6444545B1 (en) | 2000-12-19 | 2000-12-19 | Device structure for storing charge and method therefore |
Country Status (1)
Country | Link |
---|---|
US (1) | US6444545B1 (en) |
Cited By (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6567292B1 (en) | 2002-06-28 | 2003-05-20 | Progressant Technologies, Inc. | Negative differential resistance (NDR) element and memory with reduced soft error rate |
US20030224564A1 (en) * | 2002-06-04 | 2003-12-04 | Samsung Electronics Co., Ltd | Non-volatile memory cell having a silicon-oxide nitride-oxide-silicon gate structure and fabrication method of such cell |
US20040001363A1 (en) * | 2002-06-28 | 2004-01-01 | Tsu-Jae King | Enhanced read & write methods for negative differential resistance (ndr)based memory device |
US20040001354A1 (en) * | 2002-06-28 | 2004-01-01 | Tsu-Jae King | Negative differential resistance (NDR) elements & memory device using the same |
US20040008535A1 (en) * | 2002-06-28 | 2004-01-15 | Tsu-Jae King | Silicon on insulator (SOI) negative differential resistance (NDR) based memory device with reduced body effects |
US20040032770A1 (en) * | 2002-06-28 | 2004-02-19 | Tsu-Jae King | Negative differential resistance (NDR) based memory device with reduced body effects |
US20040110338A1 (en) * | 2002-12-09 | 2004-06-10 | Tsu-Jae King | Process for controlling performance characteristics of a negative differential resistance (NDR) device |
US20040110337A1 (en) * | 2002-12-09 | 2004-06-10 | Tsu-Jae King | Adaptive negative differential resistance device |
US20040110336A1 (en) * | 2002-12-09 | 2004-06-10 | Tsu-Jae King | Charge trapping device & method of forming the same |
US20040110332A1 (en) * | 2002-12-09 | 2004-06-10 | Tsu-Jae King | Integrated circuit having negative differential resistance (NDR) devices with varied peak-to-valley ratios (PVRs) |
US20040119114A1 (en) * | 2002-12-20 | 2004-06-24 | Tsu-Jae King | N-channel pull-up element & logic circuit |
EP1480275A2 (en) * | 2003-05-20 | 2004-11-24 | Samsung Electronics Co., Ltd. | SONOS memory device having nanocrystal layer |
US20040266107A1 (en) * | 2003-06-27 | 2004-12-30 | Chindalore Gowrishankar L. | Non-volatile memory having a reference transistor and method for forming |
US6853035B1 (en) | 2002-06-28 | 2005-02-08 | Synopsys, Inc. | Negative differential resistance (NDR) memory device with reduced soft error rate |
US20050106765A1 (en) * | 2002-12-09 | 2005-05-19 | Tsu-Jae King | Methods of testing/stressing a charge trapping device |
EP1536483A1 (en) * | 2002-07-23 | 2005-06-01 | Asahi Glass Company Ltd. | Nonvolatile semiconductor storage device and manufacturing method |
US20050173755A1 (en) * | 2004-02-10 | 2005-08-11 | Micron Technology, Inc. | NROM flash memory with a high-permittivity gate dielectric |
EP1571702A2 (en) * | 2004-03-04 | 2005-09-07 | Samsung Electronics Co., Ltd. | Method of manufacturing memory device comprising gate having uniformly distributed silicon nano dots |
US20050253133A1 (en) * | 2002-12-09 | 2005-11-17 | Progressant Technologies, Inc. | Method of forming a negative differential resistance device |
US20060007773A1 (en) * | 2002-06-28 | 2006-01-12 | Progressant Technologies, Inc. | Negative differential resistance (NDR) elements and memory device using the same |
US20060028881A1 (en) * | 2002-06-28 | 2006-02-09 | Progressant Technologies, Inc. | Variable voltage supply bias and methods for negative differential resistance (NDR) based memory device |
US20070012988A1 (en) * | 2005-07-14 | 2007-01-18 | Micron Technology, Inc. | High density NAND non-volatile memory device |
US20080182428A1 (en) * | 2007-01-26 | 2008-07-31 | Freescale Semiconductor, Inc. | Electronic device including a layer of discontinuous storage elements and a process for forming the electronic device |
US20080303080A1 (en) * | 2005-06-21 | 2008-12-11 | Micron Technology, Inc. | Back-sided trapped non-volatile memory device |
US20100013001A1 (en) * | 2008-07-17 | 2010-01-21 | Au Optronics Corp. | Method for manufacturing non-volatile memory and structure thereof |
US20100140678A1 (en) * | 2008-12-08 | 2010-06-10 | Cheon-Man Shim | Flash memory device and manufacruting method the same |
CN101771055A (en) * | 2008-12-31 | 2010-07-07 | 东部高科股份有限公司 | Flash memory device and manufacturing method the same |
CN102709314A (en) * | 2012-05-22 | 2012-10-03 | 上海华力微电子有限公司 | Physically-isolated silicon nanocrystalline double-bit storage structure and preparation method thereof |
US20120262985A1 (en) * | 2011-04-12 | 2012-10-18 | Globalfoundries Singapore Pte. Ltd. | Mulit-bit cell |
TWI410703B (en) * | 2009-06-18 | 2013-10-01 | Au Optronics Corp | Photo sensor, method of forming the same, and optical touch device |
EP2639818A3 (en) * | 2012-03-13 | 2017-01-18 | Renesas Electronics Corporation | Semiconductor device and manufacturing method thereof |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9724642D0 (en) * | 1997-11-21 | 1998-01-21 | British Tech Group | Single electron devices |
JP2002280465A (en) * | 2001-03-19 | 2002-09-27 | Sony Corp | Nonvolatile semiconductor memory and its fabricating method |
US7012297B2 (en) * | 2001-08-30 | 2006-03-14 | Micron Technology, Inc. | Scalable flash/NV structures and devices with extended endurance |
KR100408743B1 (en) * | 2001-09-21 | 2003-12-11 | 삼성전자주식회사 | Method of forming a quantum dot and method of forming a gate electrode using the same |
US6743681B2 (en) * | 2001-11-09 | 2004-06-01 | Micron Technology, Inc. | Methods of Fabricating Gate and Storage Dielectric Stacks having Silicon-Rich-Nitride |
US6784480B2 (en) * | 2002-02-12 | 2004-08-31 | Micron Technology, Inc. | Asymmetric band-gap engineered nonvolatile memory device |
US7221586B2 (en) | 2002-07-08 | 2007-05-22 | Micron Technology, Inc. | Memory utilizing oxide nanolaminates |
KR100463184B1 (en) * | 2003-01-30 | 2004-12-23 | 아남반도체 주식회사 | Fabrication method of Non-volatile memory device |
US6958265B2 (en) | 2003-09-16 | 2005-10-25 | Freescale Semiconductor, Inc. | Semiconductor device with nanoclusters |
US7122413B2 (en) * | 2003-12-19 | 2006-10-17 | Texas Instruments Incorporated | Method to manufacture silicon quantum islands and single-electron devices |
US20050258467A1 (en) * | 2004-05-21 | 2005-11-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Nano-crystal non-volatile memory device employing oxidation inhibiting and charge storage enhancing layer |
US7091130B1 (en) * | 2004-06-25 | 2006-08-15 | Freescale Semiconductor, Inc. | Method of forming a nanocluster charge storage device |
US7091089B2 (en) * | 2004-06-25 | 2006-08-15 | Freescale Semiconductor, Inc. | Method of forming a nanocluster charge storage device |
US7335941B2 (en) * | 2004-07-14 | 2008-02-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Uniform channel programmable erasable flash EEPROM |
US7160775B2 (en) * | 2004-08-06 | 2007-01-09 | Freescale Semiconductor, Inc. | Method of discharging a semiconductor device |
US20060046383A1 (en) * | 2004-09-02 | 2006-03-02 | Shenlin Chen | Method for forming a nanocrystal floating gate for a flash memory device |
KR100580771B1 (en) * | 2004-10-01 | 2006-05-15 | 주식회사 하이닉스반도체 | Method of forming flash memory device |
KR100698014B1 (en) * | 2004-11-04 | 2007-03-23 | 한국전자통신연구원 | Silicon nitride film for light emitting device, light emitting device using the same and method for forming silicon nitride film for light emitting device |
US7361543B2 (en) * | 2004-11-12 | 2008-04-22 | Freescale Semiconductor, Inc. | Method of forming a nanocluster charge storage device |
US20060110883A1 (en) * | 2004-11-23 | 2006-05-25 | Intel Corporation | Method for forming a memory device |
US7183159B2 (en) * | 2005-01-14 | 2007-02-27 | Freescale Semiconductor, Inc. | Method of forming an integrated circuit having nanocluster devices and non-nanocluster devices |
US7338894B2 (en) * | 2005-01-26 | 2008-03-04 | Freescale Semiconductor, Inc. | Semiconductor device having nitridated oxide layer and method therefor |
US7361567B2 (en) * | 2005-01-26 | 2008-04-22 | Freescale Semiconductor, Inc. | Non-volatile nanocrystal memory and method therefor |
US8110469B2 (en) | 2005-08-30 | 2012-02-07 | Micron Technology, Inc. | Graded dielectric layers |
US20070072309A1 (en) * | 2005-09-29 | 2007-03-29 | General Electric Company | Analytical compositions including nanometer-sized transducers, methods to make thereof, and devices therefrom |
TWI288473B (en) * | 2005-10-05 | 2007-10-11 | Promos Technologies Inc | Flash memory structure and method for fabricating the same |
US7767588B2 (en) * | 2006-02-28 | 2010-08-03 | Freescale Semiconductor, Inc. | Method for forming a deposited oxide layer |
KR100745400B1 (en) * | 2006-03-08 | 2007-08-02 | 삼성전자주식회사 | Gate structure and method of forming the same, non-volatile memory device and method of manufacturing the same |
US7432158B1 (en) | 2006-07-25 | 2008-10-07 | Freescale Semiconductor, Inc. | Method for retaining nanocluster size and electrical characteristics during processing |
US7445984B2 (en) | 2006-07-25 | 2008-11-04 | Freescale Semiconductor, Inc. | Method for removing nanoclusters from selected regions |
KR100902313B1 (en) * | 2007-09-27 | 2009-06-12 | 국민대학교산학협력단 | Floating Gate Having Multiple Charge Storing Layers, Method for Fabricating the Floating Gate, Non-volatile Memory Device and Method for Fabricating Non-volatile Memory Device Using the Same |
KR100937811B1 (en) * | 2007-11-29 | 2010-01-20 | 주식회사 하이닉스반도체 | Flash memory device and manufacturing method thereof |
CN102709289A (en) * | 2012-05-21 | 2012-10-03 | 上海华力微电子有限公司 | Physically-isolated silicon nanocrystalline double-bit storage structure and preparation method thereof |
CN102683292A (en) * | 2012-05-28 | 2012-09-19 | 上海华力微电子有限公司 | Method for manufacturing embedded Si nanocrystalline SONOS device |
RU2692406C2 (en) * | 2017-12-19 | 2019-06-24 | Федеральное государственное бюджетное образовательное учреждение высшего образования "Московский государственный университет имени М.В. Ломоносова" (МГУ) | Method for forming an ordered array of silicon nanocrystals or nanoclusters in a dielectric matrix |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3878549A (en) | 1970-10-27 | 1975-04-15 | Shumpei Yamazaki | Semiconductor memories |
US6297095B1 (en) * | 2000-06-16 | 2001-10-02 | Motorola, Inc. | Memory device that includes passivated nanoclusters and method for manufacture |
US6344403B1 (en) * | 2000-06-16 | 2002-02-05 | Motorola, Inc. | Memory device and method for manufacture |
-
2000
- 2000-12-19 US US09/740,249 patent/US6444545B1/en not_active Expired - Lifetime
Cited By (91)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7042045B2 (en) * | 2002-06-04 | 2006-05-09 | Samsung Electronics Co., Ltd. | Non-volatile memory cell having a silicon-oxide nitride-oxide-silicon gate structure |
US20030224564A1 (en) * | 2002-06-04 | 2003-12-04 | Samsung Electronics Co., Ltd | Non-volatile memory cell having a silicon-oxide nitride-oxide-silicon gate structure and fabrication method of such cell |
US20080020527A1 (en) * | 2002-06-04 | 2008-01-24 | Samsung Electronics Co., Ltd. | Non-volatile memory cell having a silicon-oxide-nitride-oxide-silicon gate structure and fabrication method of such cell |
US7265410B2 (en) * | 2002-06-04 | 2007-09-04 | Samsung Electronics Co., Ltd. | Non-volatile memory cell having a silicon-oxide-nitride-oxide-silicon gate structure and fabrication method of such cell |
US20060138530A1 (en) * | 2002-06-04 | 2006-06-29 | Samsung Electronics Co., Ltd. | Non-volatile memory cell having a silicon-oxide-nitride-oxide-silicon gate structure and fabrication method of such cell |
US6990016B2 (en) | 2002-06-28 | 2006-01-24 | Progressant Technologies, Inc. | Method of making memory cell utilizing negative differential resistance devices |
US20050128797A1 (en) * | 2002-06-28 | 2005-06-16 | Progressant Technologies, Inc. | Enhanced read and write methods for negative differential resistance (NDR) based memory device |
US7012842B2 (en) | 2002-06-28 | 2006-03-14 | Progressant Technologies, Inc. | Enhanced read and write methods for negative differential resistance (NDR) based memory device |
US20040001363A1 (en) * | 2002-06-28 | 2004-01-01 | Tsu-Jae King | Enhanced read & write methods for negative differential resistance (ndr)based memory device |
US20040001354A1 (en) * | 2002-06-28 | 2004-01-01 | Tsu-Jae King | Negative differential resistance (NDR) elements & memory device using the same |
US7187028B2 (en) | 2002-06-28 | 2007-03-06 | Synopsys, Inc. | Silicon on insulator (SOI) negative differential resistance (NDR) based memory device with reduced body effects |
US7098472B2 (en) | 2002-06-28 | 2006-08-29 | Progressant Technologies, Inc. | Negative differential resistance (NDR) elements and memory device using the same |
US6795337B2 (en) | 2002-06-28 | 2004-09-21 | Progressant Technologies, Inc. | Negative differential resistance (NDR) elements and memory device using the same |
US7095659B2 (en) | 2002-06-28 | 2006-08-22 | Progressant Technologies, Inc. | Variable voltage supply bias and methods for negative differential resistance (NDR) based memory device |
US20040008535A1 (en) * | 2002-06-28 | 2004-01-15 | Tsu-Jae King | Silicon on insulator (SOI) negative differential resistance (NDR) based memory device with reduced body effects |
US20040032770A1 (en) * | 2002-06-28 | 2004-02-19 | Tsu-Jae King | Negative differential resistance (NDR) based memory device with reduced body effects |
US7016224B2 (en) | 2002-06-28 | 2006-03-21 | Tsu-Jae King | Two terminal silicon based negative differential resistance device |
US20040246778A1 (en) * | 2002-06-28 | 2004-12-09 | Tsu-Jae King | Two terminal silicon based negative differential resistance device |
US6847562B2 (en) | 2002-06-28 | 2005-01-25 | Progressant Technologies, Inc. | Enhanced read and write methods for negative differential resistance (NDR) based memory device |
US20060028881A1 (en) * | 2002-06-28 | 2006-02-09 | Progressant Technologies, Inc. | Variable voltage supply bias and methods for negative differential resistance (NDR) based memory device |
US6853035B1 (en) | 2002-06-28 | 2005-02-08 | Synopsys, Inc. | Negative differential resistance (NDR) memory device with reduced soft error rate |
US6567292B1 (en) | 2002-06-28 | 2003-05-20 | Progressant Technologies, Inc. | Negative differential resistance (NDR) element and memory with reduced soft error rate |
US6861707B1 (en) | 2002-06-28 | 2005-03-01 | Progressant Technologies, Inc. | Negative differential resistance (NDR) memory cell with reduced soft error rate |
US6864104B2 (en) | 2002-06-28 | 2005-03-08 | Progressant Technologies, Inc. | Silicon on insulator (SOI) negative differential resistance (NDR) based memory device with reduced body effects |
US20060007773A1 (en) * | 2002-06-28 | 2006-01-12 | Progressant Technologies, Inc. | Negative differential resistance (NDR) elements and memory device using the same |
US20050145955A1 (en) * | 2002-06-28 | 2005-07-07 | Progressant Technologies, Inc. | Negative differential resistance (NDR) memory device with reduced soft error rate |
US6727548B1 (en) | 2002-06-28 | 2004-04-27 | Progressant Technologies, Inc. | Negative differential resistance (NDR) element and memory with reduced soft error rate |
US20050121664A1 (en) * | 2002-06-28 | 2005-06-09 | Progressant Technologies, Inc. | Silicon on insulator (SOI) negative differential resistance (NDR) based memory device with reduced body effects |
US6912151B2 (en) | 2002-06-28 | 2005-06-28 | Synopsys, Inc. | Negative differential resistance (NDR) based memory device with reduced body effects |
EP1536483A1 (en) * | 2002-07-23 | 2005-06-01 | Asahi Glass Company Ltd. | Nonvolatile semiconductor storage device and manufacturing method |
EP1536483A4 (en) * | 2002-07-23 | 2008-07-16 | Asahi Glass Co Ltd | Nonvolatile semiconductor storage device and manufacturing method |
US20050122775A1 (en) * | 2002-07-23 | 2005-06-09 | Asahi Glass Company, Limited | Novolatile semiconductor memory device and manufacturing process of the same |
US7550802B2 (en) | 2002-07-23 | 2009-06-23 | Asahi Glass Company, Limited | Nonvolatile semiconductor memory device and manufacturing process of the same |
US7557009B2 (en) | 2002-12-09 | 2009-07-07 | Synopsys, Inc. | Process for controlling performance characteristics of a negative differential resistance (NDR) device |
US20050153461A1 (en) * | 2002-12-09 | 2005-07-14 | Progressant Technologies, Inc. | Process for controlling performance characteristics of a negative differential resistance (NDR) device |
US7186621B2 (en) | 2002-12-09 | 2007-03-06 | Progressant Technologies, Inc. | Method of forming a negative differential resistance device |
US20040110338A1 (en) * | 2002-12-09 | 2004-06-10 | Tsu-Jae King | Process for controlling performance characteristics of a negative differential resistance (NDR) device |
US7254050B2 (en) | 2002-12-09 | 2007-08-07 | Synopsys, Inc. | Method of making adaptive negative differential resistance device |
US20050253133A1 (en) * | 2002-12-09 | 2005-11-17 | Progressant Technologies, Inc. | Method of forming a negative differential resistance device |
US20050260798A1 (en) * | 2002-12-09 | 2005-11-24 | Progressant Technologies, Inc. | Method of forming a negative differential resistance device |
US20050106765A1 (en) * | 2002-12-09 | 2005-05-19 | Tsu-Jae King | Methods of testing/stressing a charge trapping device |
US6980467B2 (en) | 2002-12-09 | 2005-12-27 | Progressant Technologies, Inc. | Method of forming a negative differential resistance device |
US6979580B2 (en) | 2002-12-09 | 2005-12-27 | Progressant Technologies, Inc. | Process for controlling performance characteristics of a negative differential resistance (NDR) device |
US20050064645A1 (en) * | 2002-12-09 | 2005-03-24 | Tsu-Jae King | Method of making adaptive negative differential resistance device |
US7012833B2 (en) | 2002-12-09 | 2006-03-14 | Progressant Technologies, Inc. | Integrated circuit having negative differential resistance (NDR) devices with varied peak-to-valley ratios (PVRs) |
US6849483B2 (en) | 2002-12-09 | 2005-02-01 | Progressant Technologies, Inc. | Charge trapping device and method of forming the same |
US20040110332A1 (en) * | 2002-12-09 | 2004-06-10 | Tsu-Jae King | Integrated circuit having negative differential resistance (NDR) devices with varied peak-to-valley ratios (PVRs) |
US20050156158A1 (en) * | 2002-12-09 | 2005-07-21 | Progressant Technologies, Inc. | Charge trapping device and method of forming the same |
US7113423B2 (en) | 2002-12-09 | 2006-09-26 | Progressant Technologies, Inc. | Method of forming a negative differential resistance device |
US20040110337A1 (en) * | 2002-12-09 | 2004-06-10 | Tsu-Jae King | Adaptive negative differential resistance device |
US7015536B2 (en) | 2002-12-09 | 2006-03-21 | Progressant Technologies, Inc. | Charge trapping device and method of forming the same |
US20040110336A1 (en) * | 2002-12-09 | 2004-06-10 | Tsu-Jae King | Charge trapping device & method of forming the same |
US7060524B2 (en) | 2002-12-09 | 2006-06-13 | Progressant Technologies, Inc. | Methods of testing/stressing a charge trapping device |
US20080020524A1 (en) * | 2002-12-09 | 2008-01-24 | Synopsys Inc. | Process For Controlling Performance Characteristics Of A Negative Differential Resistance (NDR) Device |
US7220636B2 (en) | 2002-12-09 | 2007-05-22 | Synopsys, Inc. | Process for controlling performance characteristics of a negative differential resistance (NDR) device |
US6812084B2 (en) | 2002-12-09 | 2004-11-02 | Progressant Technologies, Inc. | Adaptive negative differential resistance device |
US20040119114A1 (en) * | 2002-12-20 | 2004-06-24 | Tsu-Jae King | N-channel pull-up element & logic circuit |
US7005711B2 (en) | 2002-12-20 | 2006-02-28 | Progressant Technologies, Inc. | N-channel pull-up element and logic circuit |
EP1480275A3 (en) * | 2003-05-20 | 2006-07-12 | Samsung Electronics Co., Ltd. | SONOS memory device having nanocrystal layer |
EP1480275A2 (en) * | 2003-05-20 | 2004-11-24 | Samsung Electronics Co., Ltd. | SONOS memory device having nanocrystal layer |
US20040232478A1 (en) * | 2003-05-20 | 2004-11-25 | Ju-Hyung Kim | SONOS memory device having nano-sized trap elements |
KR100973282B1 (en) * | 2003-05-20 | 2010-07-30 | 삼성전자주식회사 | SONOS memory device having nanocrystal layer |
US7250653B2 (en) | 2003-05-20 | 2007-07-31 | Samsung Electronics Co., Ltd. | SONOS memory device having nano-sized trap elements |
US6955967B2 (en) * | 2003-06-27 | 2005-10-18 | Freescale Semiconductor, Inc. | Non-volatile memory having a reference transistor and method for forming |
US20050041503A1 (en) * | 2003-06-27 | 2005-02-24 | Chindalore Gowrishankar L. | Non-volatile memory having a reference transistor |
US20040266107A1 (en) * | 2003-06-27 | 2004-12-30 | Chindalore Gowrishankar L. | Non-volatile memory having a reference transistor and method for forming |
US6969883B2 (en) * | 2003-06-27 | 2005-11-29 | Freescale Semiconductor, Inc. | Non-volatile memory having a reference transistor |
US20050173755A1 (en) * | 2004-02-10 | 2005-08-11 | Micron Technology, Inc. | NROM flash memory with a high-permittivity gate dielectric |
US7221018B2 (en) * | 2004-02-10 | 2007-05-22 | Micron Technology, Inc. | NROM flash memory with a high-permittivity gate dielectric |
EP1571702A3 (en) * | 2004-03-04 | 2007-07-11 | Samsung Electronics Co., Ltd. | Method of manufacturing memory device comprising gate having uniformly distributed silicon nano dots |
EP1571702A2 (en) * | 2004-03-04 | 2005-09-07 | Samsung Electronics Co., Ltd. | Method of manufacturing memory device comprising gate having uniformly distributed silicon nano dots |
US20050202639A1 (en) * | 2004-03-04 | 2005-09-15 | Samsung Electronics Co., Ltd | Method of manufacturing memory device comprising gate having uniformly distributed silicon nano dots |
US20110069559A1 (en) * | 2005-06-21 | 2011-03-24 | Micron Technology, Inc. | Methods of forming and operating back-side trap non-volatile memory cells |
US20080303080A1 (en) * | 2005-06-21 | 2008-12-11 | Micron Technology, Inc. | Back-sided trapped non-volatile memory device |
US8058118B2 (en) | 2005-06-21 | 2011-11-15 | Micron Technology, Inc. | Methods of forming and operating back-side trap non-volatile memory cells |
US7851827B2 (en) | 2005-06-21 | 2010-12-14 | Micron Technology, Inc. | Back-side trapped non-volatile memory device |
US8462557B2 (en) | 2005-07-14 | 2013-06-11 | Micron Technology, Inc. | Methods of operating memory cell having asymmetric band-gap tunnel insulator using direct tunneling |
WO2007011582A2 (en) * | 2005-07-14 | 2007-01-25 | Micron Technology, Inc. | High density nand non-volatile memory device |
WO2007011582A3 (en) * | 2005-07-14 | 2007-04-26 | Micron Technology Inc | High density nand non-volatile memory device |
US7829938B2 (en) | 2005-07-14 | 2010-11-09 | Micron Technology, Inc. | High density NAND non-volatile memory device |
US20070012988A1 (en) * | 2005-07-14 | 2007-01-18 | Micron Technology, Inc. | High density NAND non-volatile memory device |
US7932189B2 (en) * | 2007-01-26 | 2011-04-26 | Freescale Semiconductor, Inc. | Process of forming an electronic device including a layer of discontinuous storage elements |
US20080182428A1 (en) * | 2007-01-26 | 2008-07-31 | Freescale Semiconductor, Inc. | Electronic device including a layer of discontinuous storage elements and a process for forming the electronic device |
US8093648B2 (en) * | 2008-07-17 | 2012-01-10 | Au Optronics Corp. | Method for manufacturing non-volatile memory and structure thereof |
US20100013001A1 (en) * | 2008-07-17 | 2010-01-21 | Au Optronics Corp. | Method for manufacturing non-volatile memory and structure thereof |
US20100140678A1 (en) * | 2008-12-08 | 2010-06-10 | Cheon-Man Shim | Flash memory device and manufacruting method the same |
CN101771055A (en) * | 2008-12-31 | 2010-07-07 | 东部高科股份有限公司 | Flash memory device and manufacturing method the same |
TWI410703B (en) * | 2009-06-18 | 2013-10-01 | Au Optronics Corp | Photo sensor, method of forming the same, and optical touch device |
US20120262985A1 (en) * | 2011-04-12 | 2012-10-18 | Globalfoundries Singapore Pte. Ltd. | Mulit-bit cell |
EP2639818A3 (en) * | 2012-03-13 | 2017-01-18 | Renesas Electronics Corporation | Semiconductor device and manufacturing method thereof |
CN102709314A (en) * | 2012-05-22 | 2012-10-03 | 上海华力微电子有限公司 | Physically-isolated silicon nanocrystalline double-bit storage structure and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
US6444545B1 (en) | 2002-09-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6444545B1 (en) | Device structure for storing charge and method therefore | |
US20190267397A1 (en) | Memory Cells, Integrated Structures and Memory Arrays | |
KR100958556B1 (en) | Nonvolatile semiconductor storage device and manufacturing method | |
US6753572B2 (en) | Floating trap-type non-volatile memory device | |
US6127227A (en) | Thin ONO thickness control and gradual gate oxidation suppression by b. N.su2 treatment in flash memory | |
TWI388052B (en) | Memory devices with split gate and blocking layer | |
US7402492B2 (en) | Method of manufacturing a memory device having improved erasing characteristics | |
CN100477266C (en) | Non-volatile memory devices including barrier layers and methods of manufacturing the same | |
KR100843229B1 (en) | Flash memory device including hybrid structure of charge trap layer and method of manufacturing the same | |
US20080012065A1 (en) | Bandgap engineered charge storage layer for 3D TFT | |
US20080042192A1 (en) | Semiconductor memory device including charge trap layer with stacked nitride layers | |
US7517747B2 (en) | Nanocrystal non-volatile memory cell and method therefor | |
US7602011B2 (en) | Semiconductor memory device having charge storage layer and method of manufacturing the same | |
JP2001223281A (en) | Memory device | |
JP2004055969A5 (en) | ||
WO2006019871A2 (en) | Method of discharging a semiconductor device | |
US20090032861A1 (en) | Nonvolatile memories with charge trapping layers containing silicon nitride with germanium or phosphorus | |
JP5306604B2 (en) | Binary semiconductor memory device | |
US20070105316A1 (en) | Nanocrystal memory element, method for fabricating the same and memory having the memory element | |
JP2002261175A (en) | Nonvolatile semiconductor memory and its manufacturing method | |
KR100849993B1 (en) | Nor flash memory usimg asymmetric schottky-barrier and fabricating method thereof | |
JPS6320387B2 (en) | ||
US20070249121A1 (en) | Method of fabricating non-volatile memory | |
WO2006095890A1 (en) | Semiconductor device and method for manufacturing same | |
KR100782911B1 (en) | Method of forming uniformly distributed nanocrystal and device of including the nanocrystal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MOTOROLA, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SADD, MICHAEL A.;MADHUKAR, SUCHARITA;BAKER, FRANK KELSEY;REEL/FRAME:011392/0859 Effective date: 20001219 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129D Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:040652/0180 Effective date: 20161107 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:041354/0148 Effective date: 20161107 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |