US20020064073A1 - Dram module and method of using sram to replace damaged dram cell - Google Patents
Dram module and method of using sram to replace damaged dram cell Download PDFInfo
- Publication number
- US20020064073A1 US20020064073A1 US09/726,473 US72647300A US2002064073A1 US 20020064073 A1 US20020064073 A1 US 20020064073A1 US 72647300 A US72647300 A US 72647300A US 2002064073 A1 US2002064073 A1 US 2002064073A1
- Authority
- US
- United States
- Prior art keywords
- dram
- damaged
- data
- address data
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
- G11C29/789—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes using non-volatile cells or latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
- G11C29/846—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by choosing redundant lines at an output stage
Definitions
- the invention relates in general to a dynamic random access memory (DRAM) module and a method of using a static random access memory (SRAM) to replace the damage DRAM cell in the DRAM module.
- DRAM dynamic random access memory
- SRAM static random access memory
- DRAM plays a very important role. From the early unit of kilobyte to the current unit of Megabyte, the memory capacity has been continuously expanded. Plus that the processing speed of the central processing unit (CPU) keeps increasing, the data process and operation capability of the modem computer has been greatly advanced.
- the capacity of DRAM is an indicate the processing capability of the CPU. With a large capacity of the DRAM, more data can be processed, and more programs can be open at a time for the computer.
- FIG. 1 shows a conventional DRAM module.
- the data access method is described as follows.
- the DRAM control logic circuit 20 receives an address data from a system bus 25 .
- the address data is decoded and compared to the address data in the DRAM 10 .
- the DRAM control signal is a reading command, the DRAM puts the data of this address in the system bus 25 via the DRAM control logic circuit 20 to complete the reading operation.
- the DRAM control logic circuit 20 receives an address data from the system bus.
- the address data is decoded and compared to the address of the DRAM 10 .
- the DRAM control signal is a write command
- the DRAM 10 puts the data in the system bus 25 to the address via the DRAM control logic circuit 20 to complete the write operation.
- the invention provides a DRAM module with a SRAM to replace a damaged DRAM cell, and a method of the same.
- the damaged address data is compared to a DRAM address data.
- an address of a SRAM is used for data access, and an output enabling signal of the DRAM is turned off.
- the above DRAM module with the SRAM to replace the damaged DRAM cell comprises at least a non-volatile memory and a DRAM control logic circuit.
- the non-volatile memory is used as an initial program lead.
- the damaged address data are saved in an content addressable memory via a power on operation.
- the content addressable memory is coupled to the non-volatile memory, the DRAM, and the SRAM. While receiving the address data of the DRAM, the damaged address data are compared to the address of the DRAM to output a match signal.
- the DRAM control logic circuit is coupled to a system bus, the content addressable memory, the DRAM and the SRAM for receiving the address data, the DRAM control signal and the data signal. According to the DRAM control signal, the data signal is accessed in the SRAM. Or alternatively, according to address of the DRAM and the DRAM control signal, the data signal is accessed in the DRAM. In another alternative, the data signal is written in the content addressable memory according to the DRAM control signal and the address data of the DRAM.
- the invention uses a SRAM to replace the damaged DRAM cell.
- the damaged address data is compared the to address data of the DRAM to output the match data to enable the certain address of the SRAM. Meanwhile, the output enabling signal of the DRAM is turned off.
- the step of removing the surface portion of the substrate to have the substrate coplanar with the oxide layer in the trench does not damage the substrate surface around the trenches.
- FIG. 1 shows a conventional DRAM module
- FIG. 2 shows a connection between an content addressable memory and a SRAM
- FIG. 3 is a block diagram showing a DRAM module using a SRAM to replace the damaged DRAM cell.
- the content addressable memory 30 is a special and seldom used memory, however, very useful in high speed look up table.
- the content addressable memory 30 can receive a data word as the input (A 0 ⁇ An). When the data stored in the content addressable memory array 30 is the same as the data word, a match signal is generated to indicate that the data of the address and the data word are the same.
- the content addressable memory 30 can be used as a normal SRAM for data access. However, the structure of the content address memory 30 is more complicated compared to the SRAM 40 .
- the circuit structure of the SRAM 40 includes selecting the bit lines (D 0 ⁇ Dn) to read or write the data in the memory cell.
- the damaged address data can be written into the content addressable memory 30 .
- the operation for this step is the same as the operation of a SRAM. That is, one word line (CAM WL 0 ⁇ CAM WLn) is selected, and the damaged address data is stored in the bit line (A 0 ⁇ An) and written into the memory cell.
- CAM WL 0 ⁇ CAM WLn one word line
- a 0 ⁇ An the bit line
- all the match signals will be precharged to a high voltage.
- all the word lines are turned off, and a DRAM address data used for comparison is put in the bit lines (A 0 ⁇ An).
- a certain match signal is grounded, while other match signals are maintained at a high voltage. Being grounded, the certain match signal is going through a reverse amplifier 60 and becomes an input for one of the word line (SRAM WL 0 ⁇ SRAM WLn) of the SRAM 40 .
- the data access can be operated in a SRAM cell that the word line refers via the bit lines (D 0 ⁇ Dn).
- a parity bit 50 is disposed in the memory cells of the content addressable memory 30 to provide a better modification of the above circuit. When the data of the memory cell is the damaged address data, the parity bit position digital signal is “1”.
- the parity bit position digital signal is “0”.
- the digital signal “1” is disposed on the bit line (A 0 ) corresponding to the parity bit 50 . Only when the damaged address data is the same as the DRAM address data, and the digital signal is “1”, the certain match signal is operated. This is to prevent the mistake occurring when the meaningless data is the same as the DRAM address data.
- FIG. 3 a preferred embodiment of a DRAM module 180 using a SRAM to replace a damaged DRAM cell is illustrated.
- a power up pulse is generated. This pulse defines a pulse cycle to pre-store the damaged address data in a damaged address recorder 110 .
- the damaged address recorder 110 comprises an electrically programmable read only memory, an electrically erasable programmable read only memory such as a flash memory, a programmable logic array, or a programmable fuse, for example.
- the damaged address data is then input to in the content addressable memory 120 by the power up signal. Each damaged address datum comprises a parity bit.
- the DRAM control logic circuit 130 receives a DRAM address datum from the system bus 160 .
- the DRAM address datum is compared to the damaged address data stored in the content addressable memory 120 .
- one certain match signal will enable a certain address of the SRAM, and this certain match signal will disable the output enabling signal of the DRAM.
- the DRAM control logic circuit 130 then receives and outputs a DRAM control signal and a data signal from the system bus 160 . After receiving the DRAM control signal, the SRAM 140 can the access the data signal. Since the DRAM 150 output enabling signal has been disabled, the DRAM cannot access the data signal. When the DRAM address datum is different from any of the damaged address data, the certain match signal cannot enable the SRAM. The certain match signal enables the output enabling signal of the DRAM.
- the DRAM control logic circuit 130 then receives the DRAM control signal and the data signal from the system bus 160 and output these signals. According to the DRAM address data, the DRAM 150 and the received DRAM control signal, the DRAM 150 can thus access the data signal. Since the SRAM 150 is not enabled by the certain match signal, therefore, it cannot access the data signal.
- the content addressable memory 120 is provided to enhance the performance of the non-volatile memory 110 and the system, so that the speed for memory access of the system can be improved. If the speeds of non-volatile memory 110 and the system can be matched with each other, the content addressable memory 120 can be removed from the system, while the comparing function can be performed by the DRAM control logic circuit 130 .
- the damaged address data can be pre-stored in the non-volatile memory. Via the content addressable memory, the damaged address data is compared to the DRAM address data. If the data are the same, the address of SRAM is used for data access, and the output enabling signal of the DRAM is disabled.
Abstract
A DRAM module and a method of replacing a damaged DRAM cell in the DRAM module with a SRAM. The DRAM module has at least a non-volatile memory and a DRAM control logic circuit. In the process of replacing the damaged DRAM with the SRAM, the damaged address data is compared to DRAM address data. If the data are consistent, the address of the SRAM is used to access data. Meanwhile, the output enabling signal of the DRAM cell is turned off. It can thus assist the computer to correctly find the good DRAM cell for data access, so as to ensure a normal operation of the computer.
Description
- 1. Field of the Invention
- The invention relates in general to a dynamic random access memory (DRAM) module and a method of using a static random access memory (SRAM) to replace the damage DRAM cell in the DRAM module.
- 2. Description of the Related Art
- In the development of the personal computer, the DRAM plays a very important role. From the early unit of kilobyte to the current unit of Megabyte, the memory capacity has been continuously expanded. Plus that the processing speed of the central processing unit (CPU) keeps increasing, the data process and operation capability of the modem computer has been greatly advanced. The capacity of DRAM is an indicate the processing capability of the CPU. With a large capacity of the DRAM, more data can be processed, and more programs can be open at a time for the computer.
- FIG. 1 shows a conventional DRAM module. The data access method is described as follows. During a reading operation, the DRAM
control logic circuit 20 receives an address data from asystem bus 25. The address data is decoded and compared to the address data in theDRAM 10. When the DRAM control signal is a reading command, the DRAM puts the data of this address in thesystem bus 25 via the DRAMcontrol logic circuit 20 to complete the reading operation. - In a writing operation, the DRAM
control logic circuit 20 receives an address data from the system bus. The address data is decoded and compared to the address of theDRAM 10. When the DRAM control signal is a write command, theDRAM 10 puts the data in thesystem bus 25 to the address via the DRAMcontrol logic circuit 20 to complete the write operation. - However, when one of the DRAM module is damaged, error will occur in the data stored therein, or incorrect data will be stored. The whole module thus has to be abandoned and replaced by a new DRAM module to retrieve the normal operation of the computer. Or alternatively, if some of the memory cells are damaged while fabricating the DRAM in the manufacture, these damaged DRAM's with defects cannot be used to fabricate the DRAM module. The abandonment is inevitable to cost a great loss. The above conventional DRAM module cannot be applied while damaged memory cell occurs to cause a great waste.
- The invention provides a DRAM module with a SRAM to replace a damaged DRAM cell, and a method of the same. The damaged address data is compared to a DRAM address data. When the damaged address data is identical to the DRAM address data, an address of a SRAM is used for data access, and an output enabling signal of the DRAM is turned off.
- The above DRAM module with the SRAM to replace the damaged DRAM cell comprises at least a non-volatile memory and a DRAM control logic circuit.
- The non-volatile memory is used as an initial program lead. The damaged address data are saved in an content addressable memory via a power on operation. The content addressable memory is coupled to the non-volatile memory, the DRAM, and the SRAM. While receiving the address data of the DRAM, the damaged address data are compared to the address of the DRAM to output a match signal. The DRAM control logic circuit is coupled to a system bus, the content addressable memory, the DRAM and the SRAM for receiving the address data, the DRAM control signal and the data signal. According to the DRAM control signal, the data signal is accessed in the SRAM. Or alternatively, according to address of the DRAM and the DRAM control signal, the data signal is accessed in the DRAM. In another alternative, the data signal is written in the content addressable memory according to the DRAM control signal and the address data of the DRAM.
- The invention uses a SRAM to replace the damaged DRAM cell. The damaged address data is compared the to address data of the DRAM to output the match data to enable the certain address of the SRAM. Meanwhile, the output enabling signal of the DRAM is turned off.
- In addition, the step of removing the surface portion of the substrate to have the substrate coplanar with the oxide layer in the trench does not damage the substrate surface around the trenches.
- Both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.
- FIG. 1 shows a conventional DRAM module;
- FIG. 2 shows a connection between an content addressable memory and a SRAM; and
- FIG. 3 is a block diagram showing a DRAM module using a SRAM to replace the damaged DRAM cell.
- Referring to FIG. 2, a connection between a content addressable memory (CAM)30 and a
SRAM 40 are illustrated. The contentaddressable memory 30 is a special and seldom used memory, however, very useful in high speed look up table. The contentaddressable memory 30 can receive a data word as the input (A0˜An). When the data stored in the contentaddressable memory array 30 is the same as the data word, a match signal is generated to indicate that the data of the address and the data word are the same. The contentaddressable memory 30 can be used as a normal SRAM for data access. However, the structure of thecontent address memory 30 is more complicated compared to theSRAM 40. The circuit structure of theSRAM 40 includes selecting the bit lines (D0˜Dn) to read or write the data in the memory cell. - In this embodiment, during the write cycle, the damaged address data can be written into the content
addressable memory 30. The operation for this step is the same as the operation of a SRAM. That is, one word line (CAM WL0˜CAM WLn) is selected, and the damaged address data is stored in the bit line (A0˜An) and written into the memory cell. In a non-comparison cycle, all the match signals will be precharged to a high voltage. In a comparison cycle, all the word lines are turned off, and a DRAM address data used for comparison is put in the bit lines (A0˜An). If one of the damaged address data is the same as the DRAM address, a certain match signal is grounded, while other match signals are maintained at a high voltage. Being grounded, the certain match signal is going through areverse amplifier 60 and becomes an input for one of the word line (SRAM WL0˜SRAM WLn) of theSRAM 40. The data access can be operated in a SRAM cell that the word line refers via the bit lines (D0˜Dn). In addition, aparity bit 50 is disposed in the memory cells of the contentaddressable memory 30 to provide a better modification of the above circuit. When the data of the memory cell is the damaged address data, the parity bit position digital signal is “1”. When the data of the memory cells is meaningless, the parity bit position digital signal is “0”. The digital signal “1” is disposed on the bit line (A0) corresponding to theparity bit 50. Only when the damaged address data is the same as the DRAM address data, and the digital signal is “1”, the certain match signal is operated. This is to prevent the mistake occurring when the meaningless data is the same as the DRAM address data. - In FIG. 3, a preferred embodiment of a
DRAM module 180 using a SRAM to replace a damaged DRAM cell is illustrated. When the power is on, a power up pulse is generated. This pulse defines a pulse cycle to pre-store the damaged address data in a damagedaddress recorder 110. The damagedaddress recorder 110 comprises an electrically programmable read only memory, an electrically erasable programmable read only memory such as a flash memory, a programmable logic array, or a programmable fuse, for example. The damaged address data is then input to in the contentaddressable memory 120 by the power up signal. Each damaged address datum comprises a parity bit. The DRAMcontrol logic circuit 130 receives a DRAM address datum from thesystem bus 160. The DRAM address datum is compared to the damaged address data stored in the contentaddressable memory 120. When one of the damaged address data is the same as the DRAM address datum, one certain match signal will enable a certain address of the SRAM, and this certain match signal will disable the output enabling signal of the DRAM. The DRAMcontrol logic circuit 130 then receives and outputs a DRAM control signal and a data signal from thesystem bus 160. After receiving the DRAM control signal, theSRAM 140 can the access the data signal. Since theDRAM 150 output enabling signal has been disabled, the DRAM cannot access the data signal. When the DRAM address datum is different from any of the damaged address data, the certain match signal cannot enable the SRAM. The certain match signal enables the output enabling signal of the DRAM. The DRAMcontrol logic circuit 130 then receives the DRAM control signal and the data signal from thesystem bus 160 and output these signals. According to the DRAM address data, theDRAM 150 and the received DRAM control signal, theDRAM 150 can thus access the data signal. Since theSRAM 150 is not enabled by the certain match signal, therefore, it cannot access the data signal. - In this invention, the content
addressable memory 120 is provided to enhance the performance of thenon-volatile memory 110 and the system, so that the speed for memory access of the system can be improved. If the speeds ofnon-volatile memory 110 and the system can be matched with each other, the contentaddressable memory 120 can be removed from the system, while the comparing function can be performed by the DRAMcontrol logic circuit 130. - Using the SRAM to replace the damaged DRAM, the damaged address data can be pre-stored in the non-volatile memory. Via the content addressable memory, the damaged address data is compared to the DRAM address data. If the data are the same, the address of SRAM is used for data access, and the output enabling signal of the DRAM is disabled.
- Other embodiments of the invention will appear to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples to be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.
Claims (24)
1. A DRAM module using a SRAM to replace a damaged DRAM cell, the DRAM module coupled to a system bus and being activated by a power up signal, comprising:
a damaged address recorder, to pre-store a plurality of damaged address data, and to output the damaged address data by a power up signal;
a content addressable memory, coupled to the damaged address recorder, to write the damaged address data therein, and to receive a DRAM address data to compare to the damaged address data to output a match signal;
a SRAM, coupled to the content addressable memory to receive the match signal, and to access a data signal according to the match signal and a DRAM control signal;
a DRAM, coupled to the content addressable memory to receive the match signal and the DRAM address data, and to access the data signal according to the match signal, the DRAM address signal and the DRAM control signal; and
a DRAM control logic circuit, coupled to the system bus, the content addressable memory, the DRAM control signal and the data signal, to perform one of the following operations:
data signal access in the SRAM;
data signal access in the DRAM; and
data written into the content addressable memory.
2. The DRAM module according to claim 1 , wherein the damaged address recorder comprises a flash memory.
3. The DRAM module according to claim 1 , wherein the damaged address recorder comprises an electrically erasable programmable read only memory.
4. The DRAM module according to claim 1 , wherein the damaged address recorder comprises an electrically programmable read only memory.
5. The DRAM module according to claim 1 , wherein the damaged address recorder comprises a programmable logic array.
6. The DRAM module according to claim 1 , wherein the damaged address recorder comprises a programmable fuse.
7. The DRAM module according to claim 1 , wherein the damaged address data are written in the content addressable memory by a software.
8. The DRAM module according to claim 1 , wherein when the DRAM address data is the same as one of the damaged address data, the match signal is activated to enable a certain address of the SRAM, and to disable an output enabling signal of the DRAM.
9. The DRAM module according to claim 1 , wherein when the DRAM address data is not the same as any of the damaged address data, the match signal is disabled, so that the DRAM is operated normally without enabling the SRAM.
10. The DRAM module according to claim 1 , wherein the damaged address data provides a parity bit to determine whether the damaged address data are either valid or invalid data.
11. The DRAM module according to claim 10 , wherein when the damaged address data are invalid data, the parity bit disables the match signal.
12. A method of using a SRAM to replace a damaged DRAM cell, comprising comparing a plurality of damaged address data to a DRAM address data, so as to output a match data to enable a certain address the SRAM, and to disable an output enabling signal of the DRAM.
13. The method according to claim 12 , wherein the DRAM is operated normally when the DRAM address data is different from any of the damaged address data.
14. An apparatus using a SRAM to replace a damaged DRAM cell, coupled to a SRAM, a DRAM and a system bus, the apparatus comprising:
a damaged address recorder, to pre-store a plurality of damaged address data;
a content addressable memory, coupled to the damaged address recorder, the SRAM and the DRAM, to compare the damaged address data with a DRAM address data to output a match signal; and
a DRAM control logic circuit, coupled to the system bus, the content addressable memory, the DRAM and the SRAM, to receive the DRAM address data, a DRAM control signal and a data signal, to perform one of the following operations:
data signal processing in the SRAM;
data signal processing in the DRAM; and
writing the data signal in the content addressable memory.
15. The apparatus according to claim 14 , wherein the damaged address data comprises a flash memory.
16. The apparatus according to claim 14 , wherein damaged address data comprises an electrically erasable programmable read only memory.
17. The apparatus according to claim 14 , wherein the damaged address data comprises an electrically programmable read only memory.
18. The apparatus according to claim 14 , wherein the damaged address data comprises a programmable logic array.
19. The apparatus according to claim 14 , wherein the damaged address data comprises a programmable fuse.
20. The apparatus according to claim 14 , wherein the damaged address data are written into the content addressable memory by a software.
21. The apparatus according to claim 14 , wherein when the DRAM address data is the same as one of the damaged address data, the match signal is activated to enable a certain address of the SRAM, and an output enabling signal of the DRAM is disabled.
22. The apparatus according to claim 14 , wherein when the DRAM address signal is different from any of the damaged address data, the match signal is disabled, the SRAM is not enabled, and the DRAM is operated normally.
23. The apparatus according to claim 14 , wherein the damaged address data provide a parity bit to determine whether the damaged address data are valid or invalid data.
24. The apparatus according to claim 14 , wherein the parity bit disable the match signal when the damaged address data are invalid.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/726,473 US6434033B1 (en) | 2000-11-30 | 2000-11-30 | DRAM module and method of using SRAM to replace damaged DRAM cell |
US10/179,489 US20020196671A1 (en) | 2000-11-30 | 2002-06-24 | Dram module and method of using sram to replace damaged dram cell |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/726,473 US6434033B1 (en) | 2000-11-30 | 2000-11-30 | DRAM module and method of using SRAM to replace damaged DRAM cell |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/179,489 Continuation US20020196671A1 (en) | 2000-11-30 | 2002-06-24 | Dram module and method of using sram to replace damaged dram cell |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020064073A1 true US20020064073A1 (en) | 2002-05-30 |
US6434033B1 US6434033B1 (en) | 2002-08-13 |
Family
ID=24918744
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/726,473 Expired - Fee Related US6434033B1 (en) | 2000-11-30 | 2000-11-30 | DRAM module and method of using SRAM to replace damaged DRAM cell |
US10/179,489 Abandoned US20020196671A1 (en) | 2000-11-30 | 2002-06-24 | Dram module and method of using sram to replace damaged dram cell |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/179,489 Abandoned US20020196671A1 (en) | 2000-11-30 | 2002-06-24 | Dram module and method of using sram to replace damaged dram cell |
Country Status (1)
Country | Link |
---|---|
US (2) | US6434033B1 (en) |
Cited By (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070058410A1 (en) * | 2005-09-02 | 2007-03-15 | Rajan Suresh N | Methods and apparatus of stacking DRAMs |
US20070147129A1 (en) * | 2005-12-28 | 2007-06-28 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile memory and writing method thereof, and semiconductor device |
US20080025108A1 (en) * | 2006-07-31 | 2008-01-31 | Metaram, Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US20080025124A1 (en) * | 2006-07-31 | 2008-01-31 | Metaram, Inc. | Interface circuit system and method for performing power management operations utilizing power management signals |
US20080025123A1 (en) * | 2006-07-31 | 2008-01-31 | Metaram, Inc. | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits |
US20080025125A1 (en) * | 2006-07-31 | 2008-01-31 | Metaram, Inc. | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
US8019589B2 (en) | 2006-07-31 | 2011-09-13 | Google Inc. | Memory apparatus operable to perform a power-saving operation |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
US8169233B2 (en) | 2009-06-09 | 2012-05-01 | Google Inc. | Programming of DIMM termination resistance values |
US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
US8280714B2 (en) | 2006-07-31 | 2012-10-02 | Google Inc. | Memory circuit simulation system and method with refresh capabilities |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US8566516B2 (en) | 2006-07-31 | 2013-10-22 | Google Inc. | Refresh management of memory modules |
US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
US8972673B2 (en) | 2006-07-31 | 2015-03-03 | Google Inc. | Power management of memory circuits by virtual memory simulation |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
US9542353B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6700827B2 (en) | 2001-02-08 | 2004-03-02 | Integrated Device Technology, Inc. | Cam circuit with error correction |
DE10237121A1 (en) * | 2002-08-13 | 2004-03-04 | Infineon Technologies Ag | Memory management arrangement and a method for memory management of a working memory |
US6870749B1 (en) | 2003-07-15 | 2005-03-22 | Integrated Device Technology, Inc. | Content addressable memory (CAM) devices with dual-function check bit cells that support column redundancy and check bit cells with reduced susceptibility to soft errors |
US6987684B1 (en) | 2003-07-15 | 2006-01-17 | Integrated Device Technology, Inc. | Content addressable memory (CAM) devices having multi-block error detection logic and entry selective error correction logic therein |
US7193876B1 (en) | 2003-07-15 | 2007-03-20 | Kee Park | Content addressable memory (CAM) arrays having memory cells therein with different susceptibilities to soft errors |
US7304875B1 (en) | 2003-12-17 | 2007-12-04 | Integrated Device Technology. Inc. | Content addressable memory (CAM) devices that support background BIST and BISR operations and methods of operating same |
US20050162122A1 (en) * | 2004-01-22 | 2005-07-28 | Dunn Glenn M. | Fuel cell power and management system, and technique for controlling and/or operating same |
US8402327B2 (en) * | 2008-10-29 | 2013-03-19 | Freescale Semiconductor, Inc. | Memory system with error correction and method of operation |
KR101787734B1 (en) * | 2010-01-20 | 2017-10-18 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor memory device |
US8462532B1 (en) | 2010-08-31 | 2013-06-11 | Netlogic Microsystems, Inc. | Fast quaternary content addressable memory cell |
US8625320B1 (en) | 2010-08-31 | 2014-01-07 | Netlogic Microsystems, Inc. | Quaternary content addressable memory cell having one transistor pull-down stack |
US8553441B1 (en) | 2010-08-31 | 2013-10-08 | Netlogic Microsystems, Inc. | Ternary content addressable memory cell having two transistor pull-down stack |
US8582338B1 (en) | 2010-08-31 | 2013-11-12 | Netlogic Microsystems, Inc. | Ternary content addressable memory cell having single transistor pull-down stack |
US8837188B1 (en) | 2011-06-23 | 2014-09-16 | Netlogic Microsystems, Inc. | Content addressable memory row having virtual ground and charge sharing |
US8773880B2 (en) | 2011-06-23 | 2014-07-08 | Netlogic Microsystems, Inc. | Content addressable memory array having virtual ground nodes |
KR20130098039A (en) | 2012-02-27 | 2013-09-04 | 삼성전자주식회사 | Semiconductor device capable of rescuing defective characteristics after packaging |
US9323602B2 (en) * | 2014-01-20 | 2016-04-26 | Freescale Semiconductor, Inc. | Error correction with extended CAM |
US9396064B2 (en) | 2014-04-30 | 2016-07-19 | Freescale Semiconductor, Inc. | Error correction with secondary memory |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9305801D0 (en) * | 1993-03-19 | 1993-05-05 | Deans Alexander R | Semiconductor memory system |
JP3301047B2 (en) * | 1993-09-16 | 2002-07-15 | 株式会社日立製作所 | Semiconductor memory system |
US5778056A (en) * | 1995-05-01 | 1998-07-07 | Bell Communications Research, Inc. | Broadband network and method for connecting information providers |
US5640353A (en) * | 1995-12-27 | 1997-06-17 | Act Corporation | External compensation apparatus and method for fail bit dynamic random access memory |
JP3700797B2 (en) * | 1996-08-09 | 2005-09-28 | 株式会社アドバンテスト | Memory testing device |
US5996096A (en) * | 1996-11-15 | 1999-11-30 | International Business Machines Corporation | Dynamic redundancy for random access memory assemblies |
-
2000
- 2000-11-30 US US09/726,473 patent/US6434033B1/en not_active Expired - Fee Related
-
2002
- 2002-06-24 US US10/179,489 patent/US20020196671A1/en not_active Abandoned
Cited By (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8386833B2 (en) | 2005-06-24 | 2013-02-26 | Google Inc. | Memory systems and memory modules |
US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
US8615679B2 (en) | 2005-06-24 | 2013-12-24 | Google Inc. | Memory modules with reliability and serviceability functions |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
US8359187B2 (en) | 2005-06-24 | 2013-01-22 | Google Inc. | Simulating a different number of memory circuit devices |
US8811065B2 (en) | 2005-09-02 | 2014-08-19 | Google Inc. | Performing error detection on DRAMs |
US8619452B2 (en) | 2005-09-02 | 2013-12-31 | Google Inc. | Methods and apparatus of stacking DRAMs |
US20070058410A1 (en) * | 2005-09-02 | 2007-03-15 | Rajan Suresh N | Methods and apparatus of stacking DRAMs |
US8582339B2 (en) | 2005-09-02 | 2013-11-12 | Google Inc. | System including memory stacks |
US20100195367A1 (en) * | 2005-12-28 | 2010-08-05 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile memory and writing method thereof, and semiconductor device |
US8339832B2 (en) | 2005-12-28 | 2012-12-25 | Semiconductor Energy Laboratory Co., Ltd. | Write-once nonvolatile memory with redundancy capability |
US7719872B2 (en) * | 2005-12-28 | 2010-05-18 | Semiconductor Energy Laboratory Co., Ltd. | Write-once nonvolatile memory with redundancy capability |
US20070147129A1 (en) * | 2005-12-28 | 2007-06-28 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile memory and writing method thereof, and semiconductor device |
US9542353B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US8566556B2 (en) | 2006-02-09 | 2013-10-22 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US8797779B2 (en) | 2006-02-09 | 2014-08-05 | Google Inc. | Memory module with memory stack and interface with enhanced capabilites |
US9542352B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US9727458B2 (en) | 2006-02-09 | 2017-08-08 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US8280714B2 (en) | 2006-07-31 | 2012-10-02 | Google Inc. | Memory circuit simulation system and method with refresh capabilities |
US8566516B2 (en) | 2006-07-31 | 2013-10-22 | Google Inc. | Refresh management of memory modules |
US20080025108A1 (en) * | 2006-07-31 | 2008-01-31 | Metaram, Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US8868829B2 (en) | 2006-07-31 | 2014-10-21 | Google Inc. | Memory circuit system and method |
US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
US8112266B2 (en) | 2006-07-31 | 2012-02-07 | Google Inc. | Apparatus for simulating an aspect of a memory circuit |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US8340953B2 (en) | 2006-07-31 | 2012-12-25 | Google, Inc. | Memory circuit simulation with power saving capabilities |
US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
US8745321B2 (en) | 2006-07-31 | 2014-06-03 | Google Inc. | Simulating a memory standard |
US8972673B2 (en) | 2006-07-31 | 2015-03-03 | Google Inc. | Power management of memory circuits by virtual memory simulation |
US8041881B2 (en) | 2006-07-31 | 2011-10-18 | Google Inc. | Memory device with emulated characteristics |
US8019589B2 (en) | 2006-07-31 | 2011-09-13 | Google Inc. | Memory apparatus operable to perform a power-saving operation |
US9047976B2 (en) | 2006-07-31 | 2015-06-02 | Google Inc. | Combined signal delay and power saving for use with a plurality of memory circuits |
US7761724B2 (en) | 2006-07-31 | 2010-07-20 | Google Inc. | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
US8671244B2 (en) | 2006-07-31 | 2014-03-11 | Google Inc. | Simulating a memory standard |
US8154935B2 (en) | 2006-07-31 | 2012-04-10 | Google Inc. | Delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US7730338B2 (en) | 2006-07-31 | 2010-06-01 | Google Inc. | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits |
US7724589B2 (en) | 2006-07-31 | 2010-05-25 | Google Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US8595419B2 (en) | 2006-07-31 | 2013-11-26 | Google Inc. | Memory apparatus operable to perform a power-saving operation |
US8601204B2 (en) | 2006-07-31 | 2013-12-03 | Google Inc. | Simulating a refresh operation latency |
US20080025125A1 (en) * | 2006-07-31 | 2008-01-31 | Metaram, Inc. | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
US20080025123A1 (en) * | 2006-07-31 | 2008-01-31 | Metaram, Inc. | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits |
US8631220B2 (en) | 2006-07-31 | 2014-01-14 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US20080025124A1 (en) * | 2006-07-31 | 2008-01-31 | Metaram, Inc. | Interface circuit system and method for performing power management operations utilizing power management signals |
US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
US8977806B1 (en) | 2006-10-05 | 2015-03-10 | Google Inc. | Hybrid memory module |
US8370566B2 (en) | 2006-10-05 | 2013-02-05 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8751732B2 (en) | 2006-10-05 | 2014-06-10 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8446781B1 (en) | 2006-11-13 | 2013-05-21 | Google Inc. | Multi-rank partial width memory modules |
US8760936B1 (en) | 2006-11-13 | 2014-06-24 | Google Inc. | Multi-rank partial width memory modules |
US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
US8675429B1 (en) | 2007-11-16 | 2014-03-18 | Google Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8730670B1 (en) | 2007-12-18 | 2014-05-20 | Google Inc. | Embossed heat spreader |
US8705240B1 (en) | 2007-12-18 | 2014-04-22 | Google Inc. | Embossed heat spreader |
US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
US8631193B2 (en) | 2008-02-21 | 2014-01-14 | Google Inc. | Emulation of abstracted DIMMS using abstracted DRAMS |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US8762675B2 (en) | 2008-06-23 | 2014-06-24 | Google Inc. | Memory system for synchronous data transmission |
US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
US8819356B2 (en) | 2008-07-25 | 2014-08-26 | Google Inc. | Configurable multirank memory system with interface circuit |
US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
US8169233B2 (en) | 2009-06-09 | 2012-05-01 | Google Inc. | Programming of DIMM termination resistance values |
Also Published As
Publication number | Publication date |
---|---|
US20020196671A1 (en) | 2002-12-26 |
US6434033B1 (en) | 2002-08-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6434033B1 (en) | DRAM module and method of using SRAM to replace damaged DRAM cell | |
JP3840349B2 (en) | Flash memory device and data reading method thereof | |
JP3703951B2 (en) | Nonvolatile semiconductor memory device | |
US7911872B2 (en) | Column/row redundancy architecture using latches programmed from a look up table | |
US6252800B1 (en) | Semiconductor memory device | |
US6324105B1 (en) | Redundant row topology circuit, and memory device and test system using same | |
US20040003315A1 (en) | Repairable block redundancy scheme | |
US6477615B1 (en) | Detecting circuit and detecting method of idle word for content addressable memory | |
US4862416A (en) | Semiconductor memory device with redundant memory cell | |
US5122987A (en) | Semiconductor memory device with individually addressable space cells capable of driving a data bus | |
US6819608B2 (en) | Method of recovering memory module, memory module and volatile memory | |
US4760556A (en) | Nonvolatile semiconductor memory device | |
US4615030A (en) | Semiconductor memory device with self correction circuit | |
EP1290559B1 (en) | Dual-ported cams for a simultaneous operation flash memory | |
KR100270007B1 (en) | Wordline and bitline redundancy with no performance penalty | |
US4937790A (en) | Semiconductor memory device | |
JP2669303B2 (en) | Semiconductor memory with bit error correction function | |
US6321360B1 (en) | System including a ferroelectric memory | |
US5936901A (en) | Shared data lines for memory write and memory test operations | |
EP0230296B1 (en) | Associative memory device | |
JP4066357B2 (en) | Semiconductor memory device | |
US7139209B2 (en) | Zero-enabled fuse-set | |
US20020024871A1 (en) | Semiconductor memory device and layout method thereof | |
JP4050261B2 (en) | Memory with standard start-up sequential sensing function | |
JPH04369750A (en) | Semiconductor memory system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20060813 |