US20020044483A1 - Flash memory with overerase protection - Google Patents
Flash memory with overerase protection Download PDFInfo
- Publication number
- US20020044483A1 US20020044483A1 US09/940,979 US94097901A US2002044483A1 US 20020044483 A1 US20020044483 A1 US 20020044483A1 US 94097901 A US94097901 A US 94097901A US 2002044483 A1 US2002044483 A1 US 2002044483A1
- Authority
- US
- United States
- Prior art keywords
- source line
- memory cells
- coupled
- line
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0416—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and no select transistor, e.g. UV EPROM
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
Definitions
- the present invention relates generally to static data storage and in particular the present invention relates to a non-volatile flash memory device.
- a flash memory device is a non-volatile memory, derived from erasable programmable read-only memory (EPROM) and electrically-erasable programmable read-only memory (EEPROM). Flash memory is being increasingly used to store execution codes and data in portable electronic products, such as computer systems.
- EPROM erasable programmable read-only memory
- EEPROM electrically-erasable programmable read-only memory
- a typical flash memory comprises a memory array having a large number of memory cells arranged in blocks.
- Each of the memory cells is fabricated as a field-effect transistor having a control gate and a floating gate.
- the floating gate is capable of holding a charge, and is separated, by a layer of thin oxide, from source and drain regions contained in a substrate.
- Each of the memory cells can be electrically programmed (charged) by injecting electrons from the drain region through the oxide layer onto the floating gate. The charge can be removed from the floating gate by tunneling the electrons to the source through the oxide layer during an erase operation.
- the data in a memory cell is determined by the presence or absence of a charge on the floating gate.
- Flash memories have a typical operating voltage in the range of about 1.8 to 5 volts.
- a high voltage is usually required for programming and erase operations in a flash memory.
- This high voltage (Vpp) is in the range of the 10 to 13 volts, but can be higher.
- Vpp high voltage
- Electron tunneling from the floating gate during an erase operation is accomplished by applying Vpp to the source region, connecting the control gate to ground potential and leaving the drain region electrically unconnected or floating. Alternately, a large negative voltage could be applied to the gate and a higher voltage applied to the source to perform a negative gate erase operation.
- FIG. 1A is a cross-sectional view of a typical floating gate memory cell used in flash memories.
- Memory cell 100 comprises a source region 102 and a drain region 104 .
- Source 102 and drain 104 are constructed from N+type regions formed in a P-type semiconductor substrate 106 .
- Source 102 and drain 104 are separated by a channel region 108 .
- Memory cell 100 further includes a floating gate 10 formed by a first polysilicon (poly) layer, and a control gate 114 formed by a second poly layer.
- Floating gate 110 is isolated from control gate 114 by an interpoly dielectric layer 112 and from channel region 108 by a thin gate oxide layer 116 .
- the source region 102 has a deeper junction than the drain region 104 for improving erase operations.
- FIG. 1B is the memory cell of FIG. 1A during a programming operation.
- a positive programming voltage of about 12 volts is applied to control gate 114 .
- This positive programming voltage attracts electrons 120 from P-type substrate 106 and causes them to accumulate toward the surface of channel region 108 .
- the drain 104 voltage is increased to about 5 volts, and source 102 is connected to ground. As the drain-to-source voltage increases, electrons 120 begins to flow from source 102 to drain 104 via channel region 108 . Electrons 120 acquire substantially large kinetic energy and are referred to as hot electrons.
- control gate 114 and drain 104 creates an electric field through oxide layer 116 , this electric field attracts the hot electrons and accelerates them towards floating gate 110 .
- Floating gate 110 starts to trap and accumulate the hot electrons, beginning the charging process.
- the electric field through oxide layer 116 decreases and eventually loses it capability of attracting any more of the hot electrons.
- floating gate 110 is fully charged.
- the charged floating gate 110 raises the memory cell's threshold voltage (Vt) above logic 1 voltage.
- Vt threshold voltage
- sense amplifiers are typically used in a memory to detect and amplify the state of the memory cell.
- FIG. 1C is the memory cell of FIG. 1B during an erase operation.
- the memory cell is erased by discharging the floating gate.
- a positive voltage of about 12 volts is applied to source 102 while control gate 114 is connected to ground and drain 104 is left unconnected, electrically floating.
- a negative voltage such as ⁇ 10 volts, can be applied to the control gate while the source is coupled to 5 volts.
- negatively-charged hot electrons 120 are attracted and tunneled to source 102 through the thin gate oxide layer 116 . The tunneling is stopped when the floating gate is discharged.
- the voltage applied to the source is typically applied in short pulses having equal duration and magnitude. That is, if one memory cell in a block does not fully erase during an erase operation, it is preferred to use short erase pulses to erase the memory block.
- the short erase pulse is an attempt to prevent over erasing memory cells in the block that are already erased.
- the lack of negative charge on floating gate 110 returns the memory cell's threshold voltage below logic 1 voltage. Thus, when a voltage on control gate 114 is brought to a logic 1 during a read operation, the memory cell will turn on.
- FIG. 2 illustrates a portion of a memory array arranged in rows and columns.
- a non-volatile memory cell is located at an intersection of each row and column. Errors can be experienced during read operations when one, or more, of the memory cells have been over-erased. That is, an error can be experienced while reading memory cell 200 if memory cell 202 is over-erased. This error is due primarily to the fact that memory cells 200 and 202 are coupled to the same column during read operations.
- Row 1 has a signal of approximately five volts, and the source line 201 shared by a block of memory cells is coupled to ground.
- a state of the memory cell 200 is determined by the current flow on Column 1 .
- memory cell 202 If memory cell 202 is over erased, such that its threshold voltage is below the threshold voltage of an un-charged memory cell, the current flow on Column 1 is influenced by memory cell 202 . Such that, memory cell 202 conducts additional current because it has a threshold voltage in the range of ⁇ 1 to 0.5 volts.
- a split gate memory cell helps address errors created by over erased memory cells.
- the split gate memory cell includes a floating gate 212 located on an insulating layer 214 .
- the floating gate is separated from a control gate 216 by another insulating layer 215 .
- the control gate is fabricated in a split fashion ( 216 and 218 ), such that a traditional MOS transistor 230 is fabricated in parallel with the floating gate transistor 232 .
- These transistors share a common drain region 220 and source region 222 . If the floating gate memory cell is over erased, a current path through the series coupled transistors is not formed while the gate voltage is coupled to ground. While this memory cell helps eliminate errors due to over erased cells, it has a large cell size and substantially increases a layout of the memory array.
- the present invention describes a non-volatile memory device comprising an array of non-volatile memory cells arranged in rows and columns.
- the non-volatile memory cells have a control gate coupled to receive one of a plurality of row line signals, a drain region and a source region.
- a first source line is coupled to the source region of the non-volatile memory cells, and a plurality of isolation transistors are coupled to the first source line and a second source line.
- the plurality of isolation transistors are adapted to selectively couple the first source line to the second source line in response to one of the plurality of row line signals.
- a processing system comprises a processor, and a flash memory device coupled to the processor.
- the flash memory comprises an array of floating gate memory cells arranged in rows and columns.
- the floating gate memory cells each have a control gate coupled to receive one of a plurality of row line signals, a drain region coupled to a column line, and a source region coupled to a first source line.
- a plurality of isolation transistors are coupled to the first source line and a second source line. Each one of the plurality of isolation transistors has a gate coupled to receive one of the plurality of row line signals such that the first source line and the second source line are electrically coupled in response to one of the plurality of row line signals and unselected memory cells are isolated from the second source line.
- a method for reducing read errors in a memory device resulting from over erased non-volatile memory cells.
- the method comprises initiating a read operation in the memory device, and activating a row line signal to select a row of memory cells having a source region coupled to a first source line.
- a first isolation transistor is activated in response to the activated row line signal to electrically couple the first source line to a second source line, and a second isolation transistor is de-activated in response to a de-activated row line signal.
- FIG. 1A is a cross section view of a prior art floating gate memory cell
- FIG. 1B is the floating gate memory cell of FIG. 1A during programming
- FIG. 1C is the floating gate memory cell of FIG. 1A during an erase operation
- FIG. 2 is a schematic diagram of a memory array
- FIG. 3A is a cross section view of a split gate memory cell
- FIG. 3B is a schematic diagram of the memory cell of FIG. 3A;
- FIG. 4 is a schematic diagram of an array of the present invention.
- FIG. 5 is a plan view of an integrated circuit incorporating the present invention.
- FIG. 6 is a schematic diagram of an alternate array of the present invention.
- FIG. 7 is a plan view of an integrated circuit incorporating an other embodiment of the present invention.
- FIG. 8 is a plan view of an integrated circuit incorporating an other embodiment of the present invention.
- FIG. 9 is a block diagram of a memory device according to the present invention.
- wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the invention.
- substrate is understood to include semiconductor wafers.
- substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon.
- Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art.
- the term conductor is understood to include semiconductors, and the term insulator is defined to include any material that is less electrically conductive than the materials referred to as conductors.
- the present invention reduces errors caused by over-erased memory cells by providing isolation transistors and a split source line architecture.
- FIG. 4 a portion of a memory array of one embodiment of the present invention is illustrated.
- the memory array is arranged in a plurality of columns (Column 1 to Column n ) and a plurality of rows (Row 1 to Row n ).
- the array includes non-volatile memory cells 402 and 412 . It will be appreciated by those skilled in the art, that the non-volatile memory cells can be fabricated in any known manner, and the specific fabrication of the memory cells is not critical to the present invention.
- Each row of the memory array shares a common row line coupled to control gates of the memory cells.
- the row line is also coupled to a gate of an n-channel isolation transistor 408 or 410 used to couple common source line 404 to source line 406 .
- Source line 404 is used for erasing a block of memory cells, and both source lines 404 and 406 are used in combination for programming and reading operations.
- Isolation transistors 408 and 410 are thick oxide transistors, without a floating gate, which allow an unselected row line, and its corresponding memory cells, to be isolated from source line 406 during read and write operations. Since only one row line in a block of cells is selected (high) during read operations, the corresponding column is isolated from source line 406 via all unselected rows to eliminate read errors due to over erased memory cells.
- Table 1 illustrates example voltage levels during memory operations on memory cell 402 , where H indicates a high logic level above a threshold voltage of a properly erased cell and L is a low logic level below this threshold level.
- One embodiment of the present invention isolates unselected memory array rows by providing an isolation transistor in each row, or group of n-memory cells.
- the isolation transistor electrically couples a shared source line 404 to a source line 406 for use during read and write operations in response to an active row signal.
- Source line 404 and Source X are coupled together during read and write operations via an isolation transistor 408 or 410 .
- Source line 404 is isolated from Source X .
- Source line 404 therefore, is driven to a high voltage from a voltage source other than source line 406 during erase operations.
- the isolation transistors can be integrated directly into the array with minimal area needed to fabricate. While the addition of the isolation transistors and Source X line increase the array area, the increase in the memory array area is smaller than an area required for split gate memory cells. It will be appreciated that the split source line architecture can be placed throughout the memory array in n-intervals such as every 8, 16 or 32 memory cells, or columns.
- the non-volatile memory cells 402 can be fabricated and operated to store multiple bits of data per memory cell, as known to those skilled in the art.
- Multistate memory cells are programmed to have a threshold voltage indicative of multiple bits of data.
- a memory cell can be programmed to have four threshold voltage ranges to store two bits of data using a binary programming code.
- Other programming codes can be used to store data in the memory cells without departing from the present invention.
- These Multi state memory cells are more susceptible to read errors caused by over erased memory cells coupled to a shared column line. That is, the storage of Multi state data provides less margin for error during reading than memory cells which store a bi-state data bit.
- FIG. 5 illustrates a plan view of one integrated circuit embodiment of the present invention.
- Source line 404 is coupled to a block of memory cells 402 via source contacts 424 and source diffusion line 425 .
- Drain contacts 420 and 422 are provided for coupling transistors 408 and 402 to source line 406 and Column 1 , respectively.
- transistor 402 has a floating gate 426 and can be fabricated in a manner to store multiple bits of data.
- the source lines and columns can be fabricated as metal conductors. As illustrated, the die area penalty of the isolation transistor is small.
- FIG. 6 a portion of a memory array 600 of one embodiment of the present invention is illustrated.
- the memory array is arranged in a plurality of columns (Column 1 to Column n ) and a plurality of rows (Row 1 to Row n ).
- the array includes non-volatile memory cells 602 and 612 .
- Each row of the memory array shares a common row line coupled to control gates of the memory cells.
- the row line is coupled to a gate of an n-channel isolation transistor 608 or 610 as described above.
- the row lines are also coupled to a gate of a p-channel isolation transistor 609 or 611 .
- Transistors 609 and 611 are used to couple source diffusion lines 604 to source metal line 613 .
- Source line 613 is used for erasing a block of memory cells, while source line 606 is used for programming and reading operations.
- source diffusion lines 604 are shared in a manner similar to the embodiment described above, transistors 609 and 611 are used to couple source diffusion lines 604 to a source metal line 613 .
- Table 2 illustrates example voltage levels during memory operations on memory cell 602 , where H indicates a high logic level above a threshold voltage of a properly erased cell, and L is a low logic level below this threshold level.
- H indicates a high logic level above a threshold voltage of a properly erased cell
- L is a low logic level below this threshold level.
- the source line of a selected row is coupled to source line 606 while unselected rows have a source line coupled to source line 613 .
- unselected rows have a source line coupled to source line 613 .
- all rows in a block are coupled to source line 613 .
- FIG. 7 illustrates a plan view of one integrated circuit embodiment of the present invention.
- Metal source line 613 is coupled to a block of memory cells via source contacts 624 and the source diffusion lines 604 .
- Drain contacts 620 and 622 are provided for coupling transistors 608 and 602 to source line 606 and Column 1 , respectively.
- transistor 602 has a floating gate 626 and can be fabricated in a manner to store multiple bits of data.
- the source lines and columns can be fabricated as metal conductors.
- P-channel transistors 609 and 611 are formed using diffusion regions by the row lines. As illustrated, the die area penalty of the isolation transistors is small.
- the metal source line is doubled to allow for byte erase operations. That is, multiple metal source lines 702 and 704 are provided with multiple p-channel isolation transistors 706 , 708 to allow selective coupling between the metal source lines and the source diffusion line 710 of different rows 712 , 714 .
- This architecture allows EEPROM like addressability with near flash memory array efficiency. It will be appreciated that the number of metal source lines is not limited to the two illustrated.
- FIG. 9 is a block diagram of a Flash memory device 500 which is coupled to a data controller 502 .
- the memory device has been simplified to focus on features of the memory which are helpful in understanding the present invention.
- the memory device 500 includes an array of memory cells 504 .
- the memory cells are preferably floating gate memory cells.
- the array is arranged in rows and columns, with the rows arranged in blocks.
- the blocks allow memory cells to be erased in large groups, or bytes, as described above. Data, however, can be stored in the memory array in small data groups (byte or group of bytes) and separate from the block structure. Erase operations are typically performed on a large number of cells in parallel.
- An x-decoder 508 and a y-decoder 510 are provided to decode address signals provided on address lines A 0 -Ax 512 . Address signals are received and decoded to access the memory array 504 .
- An address buffer circuit 506 is provided to latch the address signals.
- a y-select circuit 516 is provided to select a column of the array identified with the y-decoder 510 .
- Sense amplifier and compare circuitry 518 is used to sense data stored in the memory cells and verify the accuracy of stored data.
- Data input 520 and output 522 buffer circuits are included for bi-directional data communication over a plurality of data (DQ) lines with the microprocessor 502 .
- Command control circuit 514 decodes signals provided on control lines from the microprocessor. These signals are used to control the operations of the memory, including data read, data write, and erase operations.
- the flash memory can include a charge pump circuit 523 which generates a Vpp voltage used during programming of the memory cells and other internal operations.
- Flash memory of FIG. 6 has been simplified to facilitate a basic understanding of the features of the memory. It will be appreciated that more than one Flash memory can be included in various package configurations. For example, Flash memory cards can be manufactured in varying densities using numerous Flash memories 500 ( 1 )- 500 (x).
- a non-volatile memory device has been described which includes an array of memory cells arranged in rows and columns.
- a split source line architecture has been described which uses isolation transistors located throughout the memory array to couple selected memory cells in response to an active row line signal.
- the isolation transistors can be provided for each row of the memory array or for a predetermined number of memory cells, such as 8, 16 or 32.
Abstract
Description
- The present invention relates generally to static data storage and in particular the present invention relates to a non-volatile flash memory device.
- A flash memory device is a non-volatile memory, derived from erasable programmable read-only memory (EPROM) and electrically-erasable programmable read-only memory (EEPROM). Flash memory is being increasingly used to store execution codes and data in portable electronic products, such as computer systems.
- A typical flash memory comprises a memory array having a large number of memory cells arranged in blocks. Each of the memory cells is fabricated as a field-effect transistor having a control gate and a floating gate. The floating gate is capable of holding a charge, and is separated, by a layer of thin oxide, from source and drain regions contained in a substrate. Each of the memory cells can be electrically programmed (charged) by injecting electrons from the drain region through the oxide layer onto the floating gate. The charge can be removed from the floating gate by tunneling the electrons to the source through the oxide layer during an erase operation. Thus the data in a memory cell is determined by the presence or absence of a charge on the floating gate.
- Flash memories have a typical operating voltage in the range of about 1.8 to 5 volts. A high voltage, however, is usually required for programming and erase operations in a flash memory. This high voltage (Vpp) is in the range of the 10 to 13 volts, but can be higher. During a programming operation, electrons are injected onto the floating gate by applying the high voltage (Vpp) to the control gate and about one-half Vpp to the drain region while the source region is grounded. Electron tunneling from the floating gate during an erase operation is accomplished by applying Vpp to the source region, connecting the control gate to ground potential and leaving the drain region electrically unconnected or floating. Alternately, a large negative voltage could be applied to the gate and a higher voltage applied to the source to perform a negative gate erase operation.
- The construction and operation of a basic stacked floating gate memory cell is described with reference to FIGS. 1A, 1B and1C. FIG. 1A is a cross-sectional view of a typical floating gate memory cell used in flash memories.
Memory cell 100 comprises asource region 102 and adrain region 104.Source 102 anddrain 104 are constructed from N+type regions formed in a P-type semiconductor substrate 106.Source 102 anddrain 104 are separated by achannel region 108.Memory cell 100 further includes a floating gate 10 formed by a first polysilicon (poly) layer, and acontrol gate 114 formed by a second poly layer. Floatinggate 110 is isolated fromcontrol gate 114 by an interpolydielectric layer 112 and fromchannel region 108 by a thingate oxide layer 116. Thesource region 102 has a deeper junction than thedrain region 104 for improving erase operations. - FIG. 1B is the memory cell of FIG. 1A during a programming operation. To program the memory cell to store a charge, a positive programming voltage of about12 volts is applied to control
gate 114. This positive programming voltage attractselectrons 120 from P-type substrate 106 and causes them to accumulate toward the surface ofchannel region 108. Thedrain 104 voltage is increased to about 5 volts, andsource 102 is connected to ground. As the drain-to-source voltage increases,electrons 120 begins to flow fromsource 102 to drain 104 viachannel region 108.Electrons 120 acquire substantially large kinetic energy and are referred to as hot electrons. - The voltage difference between
control gate 114 anddrain 104 creates an electric field throughoxide layer 116, this electric field attracts the hot electrons and accelerates them towardsfloating gate 110. Floatinggate 110 starts to trap and accumulate the hot electrons, beginning the charging process. As the charge on the floating gate increases, the electric field throughoxide layer 116 decreases and eventually loses it capability of attracting any more of the hot electrons. At this point, floatinggate 110 is fully charged. The chargedfloating gate 110 raises the memory cell's threshold voltage (Vt) abovelogic 1 voltage. Thus, whencontrol gate 114 is brought to a logic 1 (H) during a read operation, the memory cell will barely turn on. As known to those skilled in the art, sense amplifiers are typically used in a memory to detect and amplify the state of the memory cell. - FIG. 1C is the memory cell of FIG. 1B during an erase operation. The memory cell is erased by discharging the floating gate. To erase the memory cell, a positive voltage of about 12 volts is applied to
source 102 whilecontrol gate 114 is connected to ground anddrain 104 is left unconnected, electrically floating. Alternately, a negative voltage, such as −10 volts, can be applied to the control gate while the source is coupled to 5 volts. With a higher relative voltage atsource 102, negatively-chargedhot electrons 120 are attracted and tunneled tosource 102 through the thingate oxide layer 116. The tunneling is stopped when the floating gate is discharged. To avoid over erasure, the voltage applied to the source is typically applied in short pulses having equal duration and magnitude. That is, if one memory cell in a block does not fully erase during an erase operation, it is preferred to use short erase pulses to erase the memory block. The short erase pulse is an attempt to prevent over erasing memory cells in the block that are already erased. The lack of negative charge onfloating gate 110 returns the memory cell's threshold voltage belowlogic 1 voltage. Thus, when a voltage oncontrol gate 114 is brought to alogic 1 during a read operation, the memory cell will turn on. - FIG. 2 illustrates a portion of a memory array arranged in rows and columns. A non-volatile memory cell is located at an intersection of each row and column. Errors can be experienced during read operations when one, or more, of the memory cells have been over-erased. That is, an error can be experienced while reading
memory cell 200 ifmemory cell 202 is over-erased. This error is due primarily to the fact thatmemory cells source line 201 shared by a block of memory cells is coupled to ground. A state of thememory cell 200 is determined by the current flow on Column1. Ifmemory cell 202 is over erased, such that its threshold voltage is below the threshold voltage of an un-charged memory cell, the current flow on Column1 is influenced bymemory cell 202. Such that,memory cell 202 conducts additional current because it has a threshold voltage in the range of −1 to 0.5 volts. - In an effort to address errors resulting from over erased non-volatile memory cells, sophisticated algorithms are performed to over erase cells and then perform a heal operation to return memory cell threshold voltages to an acceptable range. In addition, unselected memory row lines can be forced to a negative voltage during read operations to force unselected cells to remain off. Both approaches require additional undesirable operating steps.
- A split gate memory cell, illustrated in FIGS. 3A and 3B, helps address errors created by over erased memory cells. The split gate memory cell includes a floating
gate 212 located on an insulatinglayer 214. The floating gate is separated from acontrol gate 216 by another insulating layer 215. The control gate is fabricated in a split fashion (216 and 218), such that atraditional MOS transistor 230 is fabricated in parallel with the floatinggate transistor 232. These transistors share acommon drain region 220 andsource region 222. If the floating gate memory cell is over erased, a current path through the series coupled transistors is not formed while the gate voltage is coupled to ground. While this memory cell helps eliminate errors due to over erased cells, it has a large cell size and substantially increases a layout of the memory array. - For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a non-volatile memory device which prevents errors due to over erased memory cells without requiring sophisticated operating algorithms, or substantial increases in integrated circuit die area.
- The above mentioned problems with non-volatile memory devices and other problems are addressed by the present invention and which will be understood by reading and studying the following specification. A split source line architecture is described which isolates unselected memory cells to prevent read errors.
- In particular, the present invention describes a non-volatile memory device comprising an array of non-volatile memory cells arranged in rows and columns. The non-volatile memory cells have a control gate coupled to receive one of a plurality of row line signals, a drain region and a source region. A first source line is coupled to the source region of the non-volatile memory cells, and a plurality of isolation transistors are coupled to the first source line and a second source line. The plurality of isolation transistors are adapted to selectively couple the first source line to the second source line in response to one of the plurality of row line signals.
- In another embodiment, a processing system comprises a processor, and a flash memory device coupled to the processor. The flash memory comprises an array of floating gate memory cells arranged in rows and columns. The floating gate memory cells each have a control gate coupled to receive one of a plurality of row line signals, a drain region coupled to a column line, and a source region coupled to a first source line. A plurality of isolation transistors are coupled to the first source line and a second source line. Each one of the plurality of isolation transistors has a gate coupled to receive one of the plurality of row line signals such that the first source line and the second source line are electrically coupled in response to one of the plurality of row line signals and unselected memory cells are isolated from the second source line.
- A method is described for reducing read errors in a memory device resulting from over erased non-volatile memory cells. The method comprises initiating a read operation in the memory device, and activating a row line signal to select a row of memory cells having a source region coupled to a first source line. A first isolation transistor is activated in response to the activated row line signal to electrically couple the first source line to a second source line, and a second isolation transistor is de-activated in response to a de-activated row line signal.
- FIG. 1A is a cross section view of a prior art floating gate memory cell;
- FIG. 1B is the floating gate memory cell of FIG. 1A during programming;
- FIG. 1C is the floating gate memory cell of FIG. 1A during an erase operation;
- FIG. 2 is a schematic diagram of a memory array;
- FIG. 3A is a cross section view of a split gate memory cell;
- FIG. 3B is a schematic diagram of the memory cell of FIG. 3A;
- FIG. 4 is a schematic diagram of an array of the present invention;
- FIG. 5 is a plan view of an integrated circuit incorporating the present invention;
- FIG. 6 is a schematic diagram of an alternate array of the present invention;
- FIG. 7 is a plan view of an integrated circuit incorporating an other embodiment of the present invention;
- FIG. 8 is a plan view of an integrated circuit incorporating an other embodiment of the present invention; and
- FIG. 9 is a block diagram of a memory device according to the present invention.
- In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the invention. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to include semiconductors, and the term insulator is defined to include any material that is less electrically conductive than the materials referred to as conductors. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.
- The present invention reduces errors caused by over-erased memory cells by providing isolation transistors and a split source line architecture. Referring to FIG. 4, a portion of a memory array of one embodiment of the present invention is illustrated. The memory array is arranged in a plurality of columns (Column1 to Columnn) and a plurality of rows (Row1 to Rown). The array includes
non-volatile memory cells channel isolation transistor common source line 404 to sourceline 406.Source line 404 is used for erasing a block of memory cells, and bothsource lines Isolation transistors source line 406 during read and write operations. Since only one row line in a block of cells is selected (high) during read operations, the corresponding column is isolated fromsource line 406 via all unselected rows to eliminate read errors due to over erased memory cells. Table 1 illustrates example voltage levels during memory operations onmemory cell 402, where H indicates a high logic level above a threshold voltage of a properly erased cell and L is a low logic level below this threshold level.TABLE 1 SOURCE SOURCE X 404 406 COL1 COLn ROW1 ROWn READ GND GND 1 0 H L WRITE GND GND 5 0 12 L ERASE 5 0 0 0 −10 −10 - One embodiment of the present invention, therefore, isolates unselected memory array rows by providing an isolation transistor in each row, or group of n-memory cells. The isolation transistor electrically couples a shared
source line 404 to asource line 406 for use during read and write operations in response to an active row signal. As shown in Table 1,Source line 404 and SourceX are coupled together during read and write operations via anisolation transistor Source line 404 is isolated from SourceX.Source line 404, therefore, is driven to a high voltage from a voltage source other thansource line 406 during erase operations. - The isolation transistors can be integrated directly into the array with minimal area needed to fabricate. While the addition of the isolation transistors and SourceX line increase the array area, the increase in the memory array area is smaller than an area required for split gate memory cells. It will be appreciated that the split source line architecture can be placed throughout the memory array in n-intervals such as every 8, 16 or 32 memory cells, or columns.
- The
non-volatile memory cells 402 can be fabricated and operated to store multiple bits of data per memory cell, as known to those skilled in the art. Multistate memory cells are programmed to have a threshold voltage indicative of multiple bits of data. For example, a memory cell can be programmed to have four threshold voltage ranges to store two bits of data using a binary programming code. Other programming codes can be used to store data in the memory cells without departing from the present invention. These Multi state memory cells are more susceptible to read errors caused by over erased memory cells coupled to a shared column line. That is, the storage of Multi state data provides less margin for error during reading than memory cells which store a bi-state data bit. - FIG. 5 illustrates a plan view of one integrated circuit embodiment of the present invention.
Source line 404 is coupled to a block ofmemory cells 402 viasource contacts 424 andsource diffusion line 425.Drain contacts coupling transistors line 406 and Column1, respectively. As described above,transistor 402 has a floating gate 426 and can be fabricated in a manner to store multiple bits of data. The source lines and columns can be fabricated as metal conductors. As illustrated, the die area penalty of the isolation transistor is small. - Another embodiment of the present invention also reduces errors caused by over-erased memory cells by providing additional p-channel isolation. Referring to FIG. 6, a portion of a
memory array 600 of one embodiment of the present invention is illustrated. The memory array is arranged in a plurality of columns (Column1 to Columnn) and a plurality of rows (Row1 to Rown). The array includesnon-volatile memory cells channel isolation transistor - The row lines are also coupled to a gate of a p-
channel isolation transistor Transistors source diffusion lines 604 to sourcemetal line 613.Source line 613 is used for erasing a block of memory cells, whilesource line 606 is used for programming and reading operations. Althoughsource diffusion lines 604 are shared in a manner similar to the embodiment described above,transistors source diffusion lines 604 to asource metal line 613. - Since only one row line in a block of cells is selected (high) during read operations, all but one row of memory cells in a column are isolated from
source line 606. Table 2 illustrates example voltage levels during memory operations onmemory cell 602, where H indicates a high logic level above a threshold voltage of a properly erased cell, and L is a low logic level below this threshold level.TABLE 2 Line Line Line 604 606 613 COL1 COLn ROW1 ROWn READ GND GND GND 1 0 H L WRITE GND GND GND 5 0 12 L ERASE 5 0 5 0 0 −10 −10 - Thus, during a read or write operation the source line of a selected row is coupled to
source line 606 while unselected rows have a source line coupled tosource line 613. During an erase operation all rows in a block are coupled tosource line 613. - The p-channel isolation transistors can be integrated directly into the array with minimal area needed to fabricate. FIG. 7 illustrates a plan view of one integrated circuit embodiment of the present invention.
Metal source line 613 is coupled to a block of memory cells viasource contacts 624 and thesource diffusion lines 604.Drain contacts coupling transistors line 606 and Column1, respectively. As described above,transistor 602 has a floating gate 626 and can be fabricated in a manner to store multiple bits of data. The source lines and columns can be fabricated as metal conductors. P-channel transistors - In another embodiment, illustrated in plan view in FIG. 8, the metal source line is doubled to allow for byte erase operations. That is, multiple
metal source lines channel isolation transistors source diffusion line 710 ofdifferent rows - FIG. 9 is a block diagram of a
Flash memory device 500 which is coupled to adata controller 502. The memory device has been simplified to focus on features of the memory which are helpful in understanding the present invention. Thememory device 500 includes an array of memory cells 504. As described above, the memory cells are preferably floating gate memory cells. The array is arranged in rows and columns, with the rows arranged in blocks. The blocks allow memory cells to be erased in large groups, or bytes, as described above. Data, however, can be stored in the memory array in small data groups (byte or group of bytes) and separate from the block structure. Erase operations are typically performed on a large number of cells in parallel. - An x-decoder508 and a y-
decoder 510 are provided to decode address signals provided on address lines A0-Ax 512. Address signals are received and decoded to access the memory array 504. Anaddress buffer circuit 506 is provided to latch the address signals. A y-select circuit 516 is provided to select a column of the array identified with the y-decoder 510. Sense amplifier and comparecircuitry 518 is used to sense data stored in the memory cells and verify the accuracy of stored data.Data input 520 andoutput 522 buffer circuits are included for bi-directional data communication over a plurality of data (DQ) lines with themicroprocessor 502.Command control circuit 514 decodes signals provided on control lines from the microprocessor. These signals are used to control the operations of the memory, including data read, data write, and erase operations. The flash memory can include acharge pump circuit 523 which generates a Vpp voltage used during programming of the memory cells and other internal operations. - As stated above, the Flash memory of FIG. 6 has been simplified to facilitate a basic understanding of the features of the memory. It will be appreciated that more than one Flash memory can be included in various package configurations. For example, Flash memory cards can be manufactured in varying densities using numerous Flash memories500(1)-500(x).
- A non-volatile memory device has been described which includes an array of memory cells arranged in rows and columns. A split source line architecture has been described which uses isolation transistors located throughout the memory array to couple selected memory cells in response to an active row line signal. The isolation transistors can be provided for each row of the memory array or for a predetermined number of memory cells, such as 8, 16 or 32. By providing a split source line and isolation transistors, read errors caused by over erased memory cells can be eliminated with minimal increase in die area.
- Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is manifestly intended that this invention be limited only by the claims and the equivalents thereof.
Claims (25)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/940,979 US6442066B1 (en) | 1998-12-16 | 2001-08-28 | Flash memory with overerase protection |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/212,467 US6282126B1 (en) | 1998-12-16 | 1998-12-16 | Flash memory with overerase protection |
US09/940,979 US6442066B1 (en) | 1998-12-16 | 2001-08-28 | Flash memory with overerase protection |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/212,467 Division US6282126B1 (en) | 1998-12-16 | 1998-12-16 | Flash memory with overerase protection |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020044483A1 true US20020044483A1 (en) | 2002-04-18 |
US6442066B1 US6442066B1 (en) | 2002-08-27 |
Family
ID=22791149
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/212,467 Expired - Lifetime US6282126B1 (en) | 1998-12-16 | 1998-12-16 | Flash memory with overerase protection |
US09/940,979 Expired - Lifetime US6442066B1 (en) | 1998-12-16 | 2001-08-28 | Flash memory with overerase protection |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/212,467 Expired - Lifetime US6282126B1 (en) | 1998-12-16 | 1998-12-16 | Flash memory with overerase protection |
Country Status (1)
Country | Link |
---|---|
US (2) | US6282126B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6649453B1 (en) | 2002-08-29 | 2003-11-18 | Micron Technology, Inc. | Contactless uniform-tunneling separate p-well (CUSP) non-volatile memory array architecture, fabrication and operation |
US7180779B2 (en) | 2005-07-11 | 2007-02-20 | Atmel Corporation | Memory architecture with enhanced over-erase tolerant control gate scheme |
US20110039386A1 (en) * | 2007-08-09 | 2011-02-17 | Macronix International Co., Ltd. | Lateral pocket implant charge trapping devices |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6385689B1 (en) * | 1998-02-06 | 2002-05-07 | Analog Devices, Inc. | Memory and a data processor including a memory |
US7231474B1 (en) * | 2004-06-01 | 2007-06-12 | Advanced Micro Devices, Inc. | Serial interface having a read temperature command |
DE102008030853B4 (en) * | 2008-06-30 | 2014-04-30 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Three-dimensional transistor with a dual-channel configuration |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4873664A (en) | 1987-02-12 | 1989-10-10 | Ramtron Corporation | Self restoring ferroelectric memory |
US4809225A (en) | 1987-07-02 | 1989-02-28 | Ramtron Corporation | Memory cell with volatile and non-volatile portions having ferroelectric capacitors |
US4888734A (en) * | 1987-12-30 | 1989-12-19 | Elite Semiconductor & Systems Int'l., Inc. | EPROM/flash EEPROM cell and array configuration |
US4888733A (en) | 1988-09-12 | 1989-12-19 | Ramtron Corporation | Non-volatile memory cell and sensing method |
JPH0713877B2 (en) | 1988-10-19 | 1995-02-15 | 株式会社東芝 | Semiconductor memory |
JPH088339B2 (en) | 1988-10-19 | 1996-01-29 | 株式会社東芝 | Semiconductor memory |
JP2738748B2 (en) | 1989-07-28 | 1998-04-08 | 東京電力株式会社 | Glass soldering method for solid electrolyte tubes |
US5097444A (en) * | 1989-11-29 | 1992-03-17 | Rohm Corporation | Tunnel EEPROM with overerase protection |
DE4110407A1 (en) | 1990-03-30 | 1991-10-02 | Toshiba Kawasaki Kk | SEMICONDUCTOR MEMORY ARRANGEMENT |
US5254482A (en) | 1990-04-16 | 1993-10-19 | National Semiconductor Corporation | Ferroelectric capacitor test structure for chip die |
US5086412A (en) | 1990-11-21 | 1992-02-04 | National Semiconductor Corporation | Sense amplifier and method for ferroelectric memory |
US5218566A (en) | 1991-08-15 | 1993-06-08 | National Semiconductor Corporation | Dynamic adjusting reference voltage for ferroelectric circuits |
JPH0574181A (en) | 1991-09-10 | 1993-03-26 | Nec Corp | Data readout circuit of semiconductor memory device |
JPH0677434A (en) | 1992-08-27 | 1994-03-18 | Hitachi Ltd | Semiconductor memory device |
US5432731A (en) | 1993-03-08 | 1995-07-11 | Motorola, Inc. | Ferroelectric memory cell and method of sensing and writing the polarization state thereof |
DE69325443T2 (en) | 1993-03-18 | 2000-01-27 | St Microelectronics Srl | Method for biasing a non-volatile flash EEPROM memory device |
US5424993A (en) | 1993-11-15 | 1995-06-13 | Micron Technology, Inc. | Programming method for the selective healing of over-erased cells on a flash erasable programmable read-only memory device |
US5619454A (en) | 1993-11-15 | 1997-04-08 | Micron Technology, Inc. | Programming method for healing over-erased cells for a flash memory device |
US5424975A (en) | 1993-12-30 | 1995-06-13 | Micron Technology, Inc. | Reference circuit for a non-volatile ferroelectric memory |
US5627784A (en) | 1995-07-28 | 1997-05-06 | Micron Quantum Devices, Inc. | Memory system having non-volatile data storage structure for memory control parameters and method |
US5631864A (en) | 1995-07-28 | 1997-05-20 | Micron Quantum Devices, Inc. | Memory array having a reduced number of metal source lines |
US5687117A (en) | 1996-02-23 | 1997-11-11 | Micron Quantum Devices, Inc. | Segmented non-volatile memory array with multiple sources having improved source line decode circuitry |
US5646429A (en) | 1996-02-23 | 1997-07-08 | Micron Quantum Devices, Inc. | Segmented non-volatile memory array having multiple sources |
US5748538A (en) * | 1996-06-17 | 1998-05-05 | Aplus Integrated Circuits, Inc. | OR-plane memory cell array for flash memory with bit-based write capability, and methods for programming and erasing the memory cell array |
JPH10242435A (en) * | 1997-02-28 | 1998-09-11 | Ricoh Co Ltd | Semiconductor memory device |
DE69832019T2 (en) * | 1997-09-09 | 2006-07-20 | Interuniversitair Micro-Electronica Centrum Vzw | Method for erasing and programming a memory in low-voltage applications and low-power applications |
-
1998
- 1998-12-16 US US09/212,467 patent/US6282126B1/en not_active Expired - Lifetime
-
2001
- 2001-08-28 US US09/940,979 patent/US6442066B1/en not_active Expired - Lifetime
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6649453B1 (en) | 2002-08-29 | 2003-11-18 | Micron Technology, Inc. | Contactless uniform-tunneling separate p-well (CUSP) non-volatile memory array architecture, fabrication and operation |
US20040071008A1 (en) * | 2002-08-29 | 2004-04-15 | Micron Technology, Inc. | Contactless uniform-tunneling separate p-well (CUSP) non-volatile memory array architecture, fabrication and operation |
US20050099846A1 (en) * | 2002-08-29 | 2005-05-12 | Micron Technology, Inc. | Contactless uniform-tunneling separate P-well (CUSP) non-volatile memory array architecture, fabrication and operation |
US6930350B2 (en) | 2002-08-29 | 2005-08-16 | Micron Technology, Inc. | Contactless uniform-tunneling separate p-well (CUSP) non-volatile memory array architecture, fabrication and operation |
US6984547B2 (en) | 2002-08-29 | 2006-01-10 | Micron Technology, Inc. | Contactless uniform-tunneling separate p-well (cusp) non-volatile memory array architecture, fabrication and operation |
US7199422B2 (en) | 2002-08-29 | 2007-04-03 | Micron Technology, Inc. | Contactless uniform-tunneling separate P-well (CUSP) non-volatile memory array architecture, fabrication and operation |
US20070164348A1 (en) * | 2002-08-29 | 2007-07-19 | Micron Technology, Inc. | Contactless uniform-tunneling separate p-well (cusp)non-volatile memory array architecture, fabrication and operation |
US7696557B2 (en) | 2002-08-29 | 2010-04-13 | Micron Technology, Inc. | Contactless uniform-tunneling separate p-well (CUSP) non-volatile memory array architecture, fabrication and operation |
US7180779B2 (en) | 2005-07-11 | 2007-02-20 | Atmel Corporation | Memory architecture with enhanced over-erase tolerant control gate scheme |
US20110039386A1 (en) * | 2007-08-09 | 2011-02-17 | Macronix International Co., Ltd. | Lateral pocket implant charge trapping devices |
US8030166B2 (en) * | 2007-08-09 | 2011-10-04 | Macronix International Co., Ltd. | Lateral pocket implant charge trapping devices |
Also Published As
Publication number | Publication date |
---|---|
US6282126B1 (en) | 2001-08-28 |
US6442066B1 (en) | 2002-08-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5561620A (en) | Flash EEPROM array with floating substrate erase operation | |
JP4058134B2 (en) | Flash memory device | |
US6862223B1 (en) | Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layout | |
US5077691A (en) | Flash EEPROM array with negative gate voltage erase operation | |
US7355894B2 (en) | Programming flash memories | |
US5329487A (en) | Two transistor flash EPROM cell | |
US8315100B2 (en) | Memory array of floating gate-based non-volatile memory cells | |
US7372734B2 (en) | Methods of operating electrically alterable non-volatile memory cell | |
WO1996026522A1 (en) | Flash programming of flash eeprom array | |
US6606265B2 (en) | Common source EEPROM and flash memory | |
KR100379553B1 (en) | A array of flash memory cell and method for programming of data thereby and method for erased of data thereby | |
US6653682B1 (en) | Non-volatile electrically alterable semiconductor memory device | |
US6282126B1 (en) | Flash memory with overerase protection | |
US6757198B2 (en) | Method for operating a non-volatile memory | |
US5581502A (en) | Method for reading a non-volatile memory array | |
US5978272A (en) | Nonvolatile memory structure for programmable logic devices | |
US6272046B1 (en) | Individual source line to decrease column leakage | |
KR100204804B1 (en) | Driving method for nonvolatile semiconductor device | |
US6621736B1 (en) | Method of programming a splity-gate flash memory cell with a positive inhibiting word line voltage | |
US6381173B1 (en) | Serial-flash, EPROM, EEPROM and flash EEPROM nonvolatile memory in AMG configuration |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |