US20020042863A1 - Storing a flushed cache line in a memory buffer of a controller - Google Patents
Storing a flushed cache line in a memory buffer of a controller Download PDFInfo
- Publication number
- US20020042863A1 US20020042863A1 US09/363,789 US36378999A US2002042863A1 US 20020042863 A1 US20020042863 A1 US 20020042863A1 US 36378999 A US36378999 A US 36378999A US 2002042863 A1 US2002042863 A1 US 2002042863A1
- Authority
- US
- United States
- Prior art keywords
- memory
- cache
- controller
- system controller
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
- G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
Definitions
- the invention relates generally to computer memory systems and more particularly, but not by way of limitation, to a caching technique to improve host processor memory access operations.
- level-1 (L1) and level-2 (L2) cache memories have been used to decrease the time, or number of clock cycles, a given processor must spend communicating with system memory during memory read and write operations.
- Cache memories rely on the principle of access locality to improve the efficiency of processor-to-memory operations and, therefore, overall computer system performance.
- the information retrieved includes not only the targeted instructions and/or data, but additional bytes of information that surround the targeted memory location.
- the sum of the information retrieved and stored in the cache is known as a “cache line.” (A typical cache line may comprise 32 bytes.)
- the principle of access locality predicts that the processor will very probably use the additional retrieved bytes subsequent to the use of the originally targeted program instructions. During such operations as the execution of program loops, for example, information in a single cache line may be used multiple times.
- processor initiated memory access that may be satisfied by information already in a cache (referred to as a “hit”), eliminates the need to access system memory and, therefore, improves the operational speed of the computer system.
- a processor initiated memory access can not be satisfied by information already in a cache (referred to as a “miss”), the processor must access system memory—causing a new cache line to be brought into the cache and, perhaps, the removal of an existing cache line.
- processor units 102 that incorporate small L1 cache memory 104 (e.g., 32 kilobytes, KB) while also providing larger external L2 cache memory 106 (e.g., 256 KB to 612 KB).
- L1 cache 104 provides the fastest possible access to stored cache line information. Because of its relatively small size however, cache miss operations may occur frequently.
- L2 cache 106 is searched for the targeted program data and/or program instructions (hereinafter collectively referred to as data).
- L2 cache 106 contains the targeted data, the appropriate cache line is transferred to L1 cache 104 . If L2 cache 106 does not contain the targeted data, an access operation to system memory 108 (typically mediated by system controller 112 ) is initiated. The time between processor unit 102 initiating a search for target data and the time that data is acquired or received by the processor unit (from L1 cache 104 , L2 cache 106 or memory 108 ) is known as read latency. A key function of caches 104 and 106 is to reduce the processor unit 102 's read latency.
- L1 cache 104 is full when a new cache line is brought in for storage, a selected cache line is removed (often referred to as flushed). If the selected cache line has not been modified since being loaded into L1 cache 104 (i.e., the selected cache line is “clean”), it may be replaced immediately by the new cache line. If the selected cache line has been modified since being placed into L1 cache 104 (i.e., the selected cache line is “dirty”), it may be flushed to L2 cache 106 . If L2 cache 106 is full when a L1 cache line is brought in for storage, one of its cache lines is selected for replacement. As with L1 cache 104 , if the selected cache line is clean it may be replaced immediately.
- posted write buffer 114 is to provide short-term storage of dirty cache lines that are in the process of being written to system memory 108 .
- posted write buffers 114 are typically only large enough to store a few, e.g., 8, cache lines.
- L1 cache 104 and L2 cache 106 While reasonably large by historical standards, the size of both L1 cache 104 and L2 cache 106 are small relative to the amounts of data accessed by modern software applications. Because of this, computer systems employing conventional L1 and L2 caches (especially those designed for multitasking operations) may exhibit unacceptably high cache miss rates. One effect of high cache miss rates is to increase the latency time of processor unit read operations. Thus, it would be beneficial to provide a mechanism to reduce the memory latency time experienced by host processor units.
- the invention provides a computer system comprising a processor, a level-1 cache (operatively coupled to the processor), a level-2 cache (operatively coupled to the processor), a system memory, and a system controller (operatively coupled to the processor, level-1 cache, level-2 cache and system memory), wherein the system controller has a memory buffer adapted to store cache lines flushed (cast out) from one or more processor caches.
- the memory buffer referred to herein as a cast-out cache, may be configured as a set associative or fully associative memory and may comprise dynamic or static random access memory integrated into the system controller.
- the invention provides a method to control memory access transactions.
- the method includes receiving a memory access request signal from a device, identifying the device, selecting a cache structure based on the identified device, using the selected cache structure to satisfy the memory access request.
- the acts of selecting a cache structure and using the selected cache structure may comprise selecting a cache structure if the identified device is a processor unit, otherwise accessing a system memory to satisfy the memory request.
- Methods in accordance with the invention may be stored in any media that is readable and executable by a computer system.
- FIG. 1 shows a block diagram of a prior art computer system having a memory architecture incorporating level-1 and level-2 cache memories.
- FIG. 2 shows a block diagram of a system controller that incorporates a cast-out cache in accordance with one embodiment of the invention.
- FIG. 3 shows a flow diagram format of how a memory controller processes a new cast-out cache entry in accordance with one embodiment of the invention.
- FIG. 4 shows a flow diagram of how a memory controller processes a memory access request using a cast-out cache in accordance with one embodiment of the invention.
- FIG. 5 shows a block diagram of a computer system having a cast-out cache in accordance with one embodiment of the invention.
- FIG. 6 shows a modification to FIG. 4 wherein a cast-out cache is used only for transactions associated with a processor unit.
- FIG. 7 shows another modification to FIG. 4 wherein a memory controller may access two or more cast-out cache structures.
- system controller 200 in accordance with one embodiment of the invention incorporates a memory buffer for the storage of cache lines flushed—cast out—from a processor's L1 and/or L2 caches (hereinafter referred to as cast-out cache 202 ).
- Memory controller 204 mediates data transfers (wherein “data” includes program data and program instructions) between system memory 206 and devices 208 via memory interface 210 , posted write buffer 212 and cast-out cache 202 .
- data includes program data and program instructions
- Illustrative devices 208 include processor units, L1 cache units, L2 cache units, graphics devices, and peripheral or input-output (I/O) devices.
- FIG. 3 shows, in flow diagram format, how memory controller 204 processes a new cast-out cache entry in accordance with one embodiment of the invention.
- system controller 200 determines if cast-out cache 202 has sufficient room to accept the new entry. If cast-out cache 202 does have sufficient room (the “yes” prong of diamond 302 ), the newly received cache line is stored (block 304 ) in cast-out cache 202 .
- Each cache line stored in cast-out cache 202 comprises a data component and a tag component, where the tag component further includes a status portion and an address portion.
- the status portion includes indication of an entries state (e.g., dirty or clean).
- the address portion includes an indication of the data component's address in memory 206 .
- the address portion may be used to organize cast-out cache 202 into a set associative memory (e.g., 2-way, 4-way, and 8-way) or a fully associative memory.
- cast-out cache 202 does not have sufficient room (the “no” prong of diamond 302 )
- a cast-out cache entry is selected (block 306 ) and flushed to posted write buffer 212 (block 308 ).
- the new cache line may be stored (block 304 ).
- Memory controller 204 may utilize posted write buffer 212 in a conventional manner; as a temporary staging area for data being written to system memory 206 . For example, if cast-out cache 202 is full, the selected cast-out cache entry may be flushed to posted write buffer 212 . Any desired cache line replacement algorithm may be employed.
- LRU least recently used
- clean cache lines are selected before dirty cache lines so as to avoid, or postpone, memory write operations.
- these two techniques may be combined.
- FIG. 4 shows, in flow diagram format, how memory controller 204 processes a memory access request using cast-out cache 202 in accordance with one embodiment of the invention.
- memory controller 204 determines what type of request it is to process. If the received request is a memory read request (the “yes” prong of diamond 402 ), a check is made to determine if the requested data is in cast-out cache 202 . If the requested data is in cast-out cache 202 (the “yes” prong of diamond 404 ), the requested data is retrieved from cast-out cache 202 (block 406 ) and returned to the requesting device (block 408 ) at which point the transaction is complete (block 410 ).
- cast-out cache 202 is populated with cache lines flushed (cast out) from processor caches only. In this embodiment, only processor unit reads are processed in accordance with FIG. 4 (acts 400 through 412 ).
- the received memory transaction request is a memory write request (the “no” prong of diamond 402 )
- a test is made to determine if the targeted write address has an entry in cast-out cache 202 (diamond 414 ). If the targeted address has an associated cast-out cache entry (the “yes” prong of diamond 414 ), the entry is updated in accordance with the write request (block 416 ). If the targeted address does not have an associated cast-out cache entry (the “no” prong of diamond 414 ), a memory write operation is performed (block 418 ). In one embodiment cast-out cache 202 may be updated during memory write operations in accordance with FIG.
- memory controller 204 “snoops” cast-out cache 202 during memory write operations. Devices other than processor units, however, do not generate cache line allocation actions during memory read operations (only cache lines cast out or flushed from processor caches are loaded into cast-out cache 202 ).
- computer system 500 in accordance with one embodiment of the invention includes processor unit 502 (incorporating an L1 cache structure, not shown) and L2 cache unit 504 coupled to system controller 200 via processor bus 506 .
- System controller 200 couples accelerated graphics device 508 (via graphics bus 510 ) and expansion or I/O devices 512 (via system bus 514 ) to system memory 206 (via memory bus 516 ).
- Illustrative processor units e.g., 502
- Illustrative expansion devices 512 include any device designed to operate in concert with system bus 514 .
- expansion devices 512 may be any PCI device (e.g., a network interface card). It will be recognized that additional bus structures and devices may be coupled to computer system 500 .
- PCI-to ISA bridge circuit may be used to couple one or more industry standard architecture (ISA) devices to computer system 500 (e.g., a keyboard controller and non-volatile memory).
- ISA industry standard architecture
- 82371AB PCI-to-ISA/IDE controller made by Intel Corporation.
- Every memory access request satisfied from the contents of cast-out cache 202 allows memory controller 204 to reduce the memory transaction latency suffered by the requesting device (e.g., processor 502 ) by avoiding a system memory access operation.
- requests satisfied from cast-out cache 202 reduce memory bus 516 loading.
- the former benefit may be enhanced by making cast-out cache 202 relatively large, 1 to 4 megabytes for example.
- the latter benefit may further allow memory controller 204 to service multiple memory transaction requests (each associated with a different device) in parallel—one from cast-out cache 202 and another from system memory 206 .
- memory controller 204 may utilize cast-out cache 202 to service a memory request from any device (i.e., devices 208 ), in one embodiment only those transactions associated with a processor unit (e.g., 502 ) actually utilize cast-out cache 202 .
- a processor unit e.g., 502
- FIG. 6 the flow diagram of FIG. 3 may be modified so that memory controller 204 determines what type of device issued the request. If the requesting device is a processor unit (the “yes” prong of diamond 600 ), act in accordance with FIG. 3 are performed.
- the requesting device is not a processor unit (the “no” prong of diamond 600 )
- a system memory access operation is performed (block 602 ) and the results returned to the requesting device in a conventional manner (block 604 ).
- separate cast-out cache structures may be provided for processor units and I/O devices.
- FIG. 7 the flow diagrams of FIGS. 4 and 6 may be modified to account for multiple cast-out cache structures.
- a series of tests are performed to determine what device issued the request. If the requesting device is a processor unit (the “yes” prong of 600 ), the processor cast-out cache is selected (block 700 ) and processing continues as outlined in FIG. 4. If, on the other hand, the requesting device is not a processor unit (the “no” prong of diamond 600 ), the appropriate cast-out cache structure is selected (block 702 ) where after processing continues as outlined in FIG. 4.
- there is a cast-out cache structure for a processor unit and another cast-out cache structure for I/O devices e.g., devices 512 coupled to system bus 514 ).
- cast-out cache 202 may incorporate additional buffer memory to serve as temporary storage for cache lines moving in and out of the cache.
- One such buffer storage may act as a posted-write buffer for entries associated with the cast-out cache.
- cast-out cache 202 and memory controller 204 have been shown as incorporated within system controller 200 , it is possible to embody them in a device external to system controller 200 .
- cast-out cache 202 may be a large dynamic random access memory (DRAM) array and memory controller 204 may be a programmable control device integrated, as shown, into system controller 200 .
- cast-out cache 202 and memory controller 204 may be implemented external to system controller 200 and coupled directly to system bus 514 .
- DRAM dynamic random access memory
- memory controller 204 may be a single computer processor, a plurality of computer processors coupled by a communications link, or a custom designed state machine.
- Custom designed state machines may be embodied in a hardware device such as a printed circuit board comprising discrete logic, integrated circuits, or specially designed application specific integrated circuits (ASICs).
- acts in accordance with FIGS. 4 through 7 may be performed by a programmable control device executing instructions organized into a program module and stored in a storage device.
- Storage devices suitable for tangibly embodying program instructions include all forms of non-volatile memory including, but not limited to: semiconductor memory devices such as electrically programmable read only memory (EPROM), electrically erasable programmable read only memory (EEPROM), and flash devices.
- EPROM electrically programmable read only memory
- EEPROM electrically erasable programmable read only memory
- flash devices such as electrically erasable programmable read only memory (EEPROM), and flash devices.
Abstract
Description
- The invention relates generally to computer memory systems and more particularly, but not by way of limitation, to a caching technique to improve host processor memory access operations.
- In a typical computer system, program instructions and data are read from and written to system memory at random addresses. To combat this random nature of memory access operations level-1 (L1) and level-2 (L2) cache memories have been used to decrease the time, or number of clock cycles, a given processor must spend communicating with system memory during memory read and write operations.
- Cache memories rely on the principle of access locality to improve the efficiency of processor-to-memory operations and, therefore, overall computer system performance. In particular, when a processor accesses system memory for program instructions and/or data, the information retrieved includes not only the targeted instructions and/or data, but additional bytes of information that surround the targeted memory location. The sum of the information retrieved and stored in the cache is known as a “cache line.” (A typical cache line may comprise 32 bytes.) The principle of access locality predicts that the processor will very probably use the additional retrieved bytes subsequent to the use of the originally targeted program instructions. During such operations as the execution of program loops, for example, information in a single cache line may be used multiple times. Each processor initiated memory access that may be satisfied by information already in a cache (referred to as a “hit”), eliminates the need to access system memory and, therefore, improves the operational speed of the computer system. In contrast, if a processor initiated memory access can not be satisfied by information already in a cache (referred to as a “miss”), the processor must access system memory—causing a new cache line to be brought into the cache and, perhaps, the removal of an existing cache line.
- Referring to FIG. 1, many
modern computer systems 100 utilizeprocessor units 102 that incorporate small L1 cache memory 104 (e.g., 32 kilobytes, KB) while also providing larger external L2 cache memory 106 (e.g., 256 KB to 612 KB). As shown,processor unit 102,L1 cache 104 andL2 cache 106 are coupled tosystem memory 108 via processor bus 110 andsystem controller 112. As part ofprocessor unit 102 itself,L1 cache 104 provides the fastest possible access to stored cache line information. Because of its relatively small size however, cache miss operations may occur frequently. When a L1 cache miss occurs,L2 cache 106 is searched for the targeted program data and/or program instructions (hereinafter collectively referred to as data). IfL2 cache 106 contains the targeted data, the appropriate cache line is transferred toL1 cache 104. IfL2 cache 106 does not contain the targeted data, an access operation to system memory 108 (typically mediated by system controller 112) is initiated. The time betweenprocessor unit 102 initiating a search for target data and the time that data is acquired or received by the processor unit (fromL1 cache 104,L2 cache 106 or memory 108) is known as read latency. A key function ofcaches processor unit 102's read latency. - If
L1 cache 104 is full when a new cache line is brought in for storage, a selected cache line is removed (often referred to as flushed). If the selected cache line has not been modified since being loaded into L1 cache 104 (i.e., the selected cache line is “clean”), it may be replaced immediately by the new cache line. If the selected cache line has been modified since being placed into L1 cache 104 (i.e., the selected cache line is “dirty”), it may be flushed toL2 cache 106. IfL2 cache 106 is full when a L1 cache line is brought in for storage, one of its cache lines is selected for replacement. As withL1 cache 104, if the selected cache line is clean it may be replaced immediately. If the selected cache line is dirty, however, it may be flushed to postedwrite buffer 114 insystem controller 112. The purpose of postedwrite buffer 114 is to provide short-term storage of dirty cache lines that are in the process of being written tosystem memory 108. (Posted writebuffers 114 are typically only large enough to store a few, e.g., 8, cache lines.) - While reasonably large by historical standards, the size of both
L1 cache 104 andL2 cache 106 are small relative to the amounts of data accessed by modern software applications. Because of this, computer systems employing conventional L1 and L2 caches (especially those designed for multitasking operations) may exhibit unacceptably high cache miss rates. One effect of high cache miss rates is to increase the latency time of processor unit read operations. Thus, it would be beneficial to provide a mechanism to reduce the memory latency time experienced by host processor units. - In one embodiment the invention provides a computer system comprising a processor, a level-1 cache (operatively coupled to the processor), a level-2 cache (operatively coupled to the processor), a system memory, and a system controller (operatively coupled to the processor, level-1 cache, level-2 cache and system memory), wherein the system controller has a memory buffer adapted to store cache lines flushed (cast out) from one or more processor caches. The memory buffer, referred to herein as a cast-out cache, may be configured as a set associative or fully associative memory and may comprise dynamic or static random access memory integrated into the system controller.
- In another embodiment, the invention provides a method to control memory access transactions. The method includes receiving a memory access request signal from a device, identifying the device, selecting a cache structure based on the identified device, using the selected cache structure to satisfy the memory access request. The acts of selecting a cache structure and using the selected cache structure may comprise selecting a cache structure if the identified device is a processor unit, otherwise accessing a system memory to satisfy the memory request. Methods in accordance with the invention may be stored in any media that is readable and executable by a computer system.
- FIG. 1 shows a block diagram of a prior art computer system having a memory architecture incorporating level-1 and level-2 cache memories.
- FIG. 2 shows a block diagram of a system controller that incorporates a cast-out cache in accordance with one embodiment of the invention.
- FIG. 3 shows a flow diagram format of how a memory controller processes a new cast-out cache entry in accordance with one embodiment of the invention.
- FIG. 4 shows a flow diagram of how a memory controller processes a memory access request using a cast-out cache in accordance with one embodiment of the invention.
- FIG. 5 shows a block diagram of a computer system having a cast-out cache in accordance with one embodiment of the invention.
- FIG. 6 shows a modification to FIG. 4 wherein a cast-out cache is used only for transactions associated with a processor unit.
- FIG. 7 shows another modification to FIG. 4 wherein a memory controller may access two or more cast-out cache structures.
- Techniques (including methods and devices) to reduce processor-to-system memory access latency through the use of a memory buffer for the storage of cache lines flushed from conventional level-1 (L1) and/or level-2 (L2) caches are described. The following embodiments of the invention, described in terms of a memory buffer incorporated within a system controller device, are illustrative only and are not to be considered limiting in any respect.
- Referring to FIG. 2,
system controller 200 in accordance with one embodiment of the invention incorporates a memory buffer for the storage of cache lines flushed—cast out—from a processor's L1 and/or L2 caches (hereinafter referred to as cast-out cache 202).Memory controller 204 mediates data transfers (wherein “data” includes program data and program instructions) betweensystem memory 206 anddevices 208 viamemory interface 210, postedwrite buffer 212 and cast-outcache 202. In accordance with the invention, as a cache line is flushed from a processor's cache(s) it is stored in cast-out cache 202 rather than postedwrite buffer 212 as in conventional computer systems. Subsequent reads to cache lines stored in cast-out cache may be returned to the processor without incurring the latency associated with a full memory access.Illustrative devices 208 include processor units, L1 cache units, L2 cache units, graphics devices, and peripheral or input-output (I/O) devices. - FIG. 3 shows, in flow diagram format, how
memory controller 204 processes a new cast-out cache entry in accordance with one embodiment of the invention. On receiving a cache line (block 300),system controller 200 determines if cast-outcache 202 has sufficient room to accept the new entry. If cast-outcache 202 does have sufficient room (the “yes” prong of diamond 302), the newly received cache line is stored (block 304) in cast-outcache 202. Each cache line stored in cast-out cache 202 comprises a data component and a tag component, where the tag component further includes a status portion and an address portion. The status portion includes indication of an entries state (e.g., dirty or clean). The address portion includes an indication of the data component's address inmemory 206. As would be known to those of ordinary skill, the address portion may be used to organize cast-outcache 202 into a set associative memory (e.g., 2-way, 4-way, and 8-way) or a fully associative memory. - If cast-out
cache 202 does not have sufficient room (the “no” prong of diamond 302), a cast-out cache entry is selected (block 306) and flushed to posted write buffer 212 (block 308). Once the selected entry is flushed, the new cache line may be stored (block 304).Memory controller 204 may utilize postedwrite buffer 212 in a conventional manner; as a temporary staging area for data being written tosystem memory 206. For example, if cast-outcache 202 is full, the selected cast-out cache entry may be flushed to postedwrite buffer 212. Any desired cache line replacement algorithm may be employed. In one embodiment, for example, a least recently used (LRU) algorithm may be used to select that cast-out cache entry for removal (block 306). In another embodiment, clean cache lines are selected before dirty cache lines so as to avoid, or postpone, memory write operations. In yet another embodiment, these two techniques may be combined. - FIG. 4 shows, in flow diagram format, how
memory controller 204 processes a memory access request using cast-outcache 202 in accordance with one embodiment of the invention. After receiving a memory transaction request (block 400),memory controller 204 determines what type of request it is to process. If the received request is a memory read request (the “yes” prong of diamond 402), a check is made to determine if the requested data is in cast-outcache 202. If the requested data is in cast-out cache 202 (the “yes” prong of diamond 404), the requested data is retrieved from cast-out cache 202 (block 406) and returned to the requesting device (block 408) at which point the transaction is complete (block 410). If the requested data is not available in cast-out cache 202 (the “no” prong of diamond 404), the requested data is retrieved from system memory 206 (block 412) and returned to the requesting device (block 408). In one embodiment, cast-outcache 202 is populated with cache lines flushed (cast out) from processor caches only. In this embodiment, only processor unit reads are processed in accordance with FIG. 4 (acts 400 through 412). - If the received memory transaction request is a memory write request (the “no” prong of diamond402), a test is made to determine if the targeted write address has an entry in cast-out cache 202 (diamond 414). If the targeted address has an associated cast-out cache entry (the “yes” prong of diamond 414), the entry is updated in accordance with the write request (block 416). If the targeted address does not have an associated cast-out cache entry (the “no” prong of diamond 414), a memory write operation is performed (block 418). In one embodiment cast-out
cache 202 may be updated during memory write operations in accordance with FIG. 4 when either a processor unit or an input-output (I/O) bus master device writes tomemory 206. In this sense,memory controller 204 “snoops” cast-outcache 202 during memory write operations. Devices other than processor units, however, do not generate cache line allocation actions during memory read operations (only cache lines cast out or flushed from processor caches are loaded into cast-out cache 202). - Referring to FIG. 5,
computer system 500 in accordance with one embodiment of the invention includes processor unit 502 (incorporating an L1 cache structure, not shown) and L2 cache unit 504 coupled tosystem controller 200 via processor bus 506.System controller 200 couples accelerated graphics device 508 (via graphics bus 510) and expansion or I/O devices 512 (via system bus 514) to system memory 206 (via memory bus 516). Illustrative processor units (e.g., 502) include the PENTIUM® family of processors and the 80×86 families of processors from Intel Corporation.Illustrative expansion devices 512 include any device designed to operate in concert with system bus 514. For example, if system bus 514 operates in conformance with the peripheral component interconnect (PCI) standard,expansion devices 512 may be any PCI device (e.g., a network interface card). It will be recognized that additional bus structures and devices may be coupled tocomputer system 500. For example, if system bus 514 operates in accordance with the PCI standard, a PCI-to ISA bridge circuit may be used to couple one or more industry standard architecture (ISA) devices to computer system 500 (e.g., a keyboard controller and non-volatile memory). One illustrative PCI-to-ISA bridge circuit is the 82371AB PCI-to-ISA/IDE controller made by Intel Corporation. - Every memory access request satisfied from the contents of cast-out
cache 202, allowsmemory controller 204 to reduce the memory transaction latency suffered by the requesting device (e.g., processor 502) by avoiding a system memory access operation. In addition, requests satisfied from cast-outcache 202reduce memory bus 516 loading. The former benefit may be enhanced by making cast-outcache 202 relatively large, 1 to 4 megabytes for example. The latter benefit may further allowmemory controller 204 to service multiple memory transaction requests (each associated with a different device) in parallel—one from cast-outcache 202 and another fromsystem memory 206. - While
memory controller 204 may utilize cast-outcache 202 to service a memory request from any device (i.e., devices 208), in one embodiment only those transactions associated with a processor unit (e.g., 502) actually utilize cast-outcache 202. Referring to FIG. 6, for example, the flow diagram of FIG. 3 may be modified so thatmemory controller 204 determines what type of device issued the request. If the requesting device is a processor unit (the “yes” prong of diamond 600), act in accordance with FIG. 3 are performed. If, on the other hand, the requesting device is not a processor unit (the “no” prong of diamond 600), a system memory access operation is performed (block 602) and the results returned to the requesting device in a conventional manner (block 604). - In another embodiment of the invention, separate cast-out cache structures may be provided for processor units and I/O devices. Referring to FIG. 7, for example, the flow diagrams of FIGS. 4 and 6 may be modified to account for multiple cast-out cache structures. Following receipt of a memory access request (block400), a series of tests are performed to determine what device issued the request. If the requesting device is a processor unit (the “yes” prong of 600), the processor cast-out cache is selected (block 700) and processing continues as outlined in FIG. 4. If, on the other hand, the requesting device is not a processor unit (the “no” prong of diamond 600), the appropriate cast-out cache structure is selected (block 702) where after processing continues as outlined in FIG. 4. As indicated, there may be two or more cast-out cache structures. In one embodiment, there is a cast-out cache structure for a processor unit and another cast-out cache structure for I/O devices (e.g.,
devices 512 coupled to system bus 514). - Various changes in the materials, components, circuit elements, as well as in the details of the illustrated operational methods are possible without departing from the scope of the claims. For instance, cast-out
cache 202 may incorporate additional buffer memory to serve as temporary storage for cache lines moving in and out of the cache. One such buffer storage may act as a posted-write buffer for entries associated with the cast-out cache. In addition, while cast-outcache 202 andmemory controller 204 have been shown as incorporated withinsystem controller 200, it is possible to embody them in a device external tosystem controller 200. In one embodiment cast-outcache 202 may be a large dynamic random access memory (DRAM) array andmemory controller 204 may be a programmable control device integrated, as shown, intosystem controller 200. In another embodiment, cast-outcache 202 andmemory controller 204 may be implemented external tosystem controller 200 and coupled directly to system bus 514. - As a programmable control device,
memory controller 204 may be a single computer processor, a plurality of computer processors coupled by a communications link, or a custom designed state machine. Custom designed state machines may be embodied in a hardware device such as a printed circuit board comprising discrete logic, integrated circuits, or specially designed application specific integrated circuits (ASICs). In addition, acts in accordance with FIGS. 4 through 7 may be performed by a programmable control device executing instructions organized into a program module and stored in a storage device. Storage devices suitable for tangibly embodying program instructions include all forms of non-volatile memory including, but not limited to: semiconductor memory devices such as electrically programmable read only memory (EPROM), electrically erasable programmable read only memory (EEPROM), and flash devices. - While the invention has been disclosed with respect to a limited number of embodiments, numerous modifications and variations will be appreciated by those skilled in the art. It is intended, therefore, that the following claims cover all such modifications and variations that may fall within the true sprit and scope of the invention.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/363,789 US6460114B1 (en) | 1999-07-29 | 1999-07-29 | Storing a flushed cache line in a memory buffer of a controller |
PCT/US2000/020496 WO2001009729A1 (en) | 1999-07-29 | 2000-07-27 | Cast-out cache |
AU63844/00A AU6384400A (en) | 1999-07-29 | 2000-07-27 | Cast-out cache |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/363,789 US6460114B1 (en) | 1999-07-29 | 1999-07-29 | Storing a flushed cache line in a memory buffer of a controller |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020042863A1 true US20020042863A1 (en) | 2002-04-11 |
US6460114B1 US6460114B1 (en) | 2002-10-01 |
Family
ID=23431741
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/363,789 Expired - Lifetime US6460114B1 (en) | 1999-07-29 | 1999-07-29 | Storing a flushed cache line in a memory buffer of a controller |
Country Status (3)
Country | Link |
---|---|
US (1) | US6460114B1 (en) |
AU (1) | AU6384400A (en) |
WO (1) | WO2001009729A1 (en) |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040257890A1 (en) * | 2002-09-09 | 2004-12-23 | Lee Terry R. | Wavelength division multiplexed memory module, memory system and method |
US20040260891A1 (en) * | 2003-06-20 | 2004-12-23 | Jeddeloh Joseph M. | Posted write buffers and methods of posting write requests in memory modules |
US20050146943A1 (en) * | 2003-08-28 | 2005-07-07 | Jeddeloh Joseph M. | Memory module and method having on-board data search capabilities and processor-based system using such memory modules |
US20050188121A1 (en) * | 2004-02-19 | 2005-08-25 | Sang-Yeun Cho | System and controller with reduced bus utilization time |
US20060023528A1 (en) * | 2003-06-11 | 2006-02-02 | Pax George E | Memory module and method having improved signal routing topology |
US20060195662A1 (en) * | 2005-02-28 | 2006-08-31 | Honeywell International, Inc. | Method for deterministic cache partitioning |
US20090024793A1 (en) * | 2007-07-17 | 2009-01-22 | Fontenot Nathan D | Method and apparatus for managing data in a hybrid drive system |
US20100005242A1 (en) * | 2008-07-07 | 2010-01-07 | International Business Machines Corp. | Efficient Processing of Data Requests With The Aid Of A Region Cache |
US7966444B2 (en) | 2003-06-19 | 2011-06-21 | Round Rock Research, Llc | Reconfigurable memory module and method |
US20120042126A1 (en) * | 2010-08-11 | 2012-02-16 | Robert Krick | Method for concurrent flush of l1 and l2 caches |
US8589643B2 (en) | 2003-10-20 | 2013-11-19 | Round Rock Research, Llc | Arbitration system and method for memory responses in a hub-based memory system |
US20140317351A1 (en) * | 2013-03-15 | 2014-10-23 | Soft Machines, Inc. | Method and apparatus for preventing non-temporal entries from polluting small structures using a transient buffer |
US20150095576A1 (en) * | 2013-09-30 | 2015-04-02 | Vmware, Inc. | Consistent and efficient mirroring of nonvolatile memory state in virtualized environments |
US9710387B2 (en) | 2011-01-27 | 2017-07-18 | Intel Corporation | Guest instruction to native instruction range based mapping using a conversion look aside buffer of a processor |
US9921842B2 (en) | 2011-01-27 | 2018-03-20 | Intel Corporation | Guest instruction block with near branching and far branching sequence construction to native instruction block |
US10152327B2 (en) | 2013-03-15 | 2018-12-11 | Intel Corporation | Apparatus for gating a load operation based on entries of a prediction table |
US10185567B2 (en) | 2011-01-27 | 2019-01-22 | Intel Corporation | Multilevel conversion table cache for translating guest instructions to native instructions |
US20190065380A1 (en) * | 2017-08-22 | 2019-02-28 | International Business Machines Corporation | Reducing translation latency within a memory management unit using external caching structures |
US10223026B2 (en) | 2013-09-30 | 2019-03-05 | Vmware, Inc. | Consistent and efficient mirroring of nonvolatile memory state in virtualized environments where dirty bit of page table entries in non-volatile memory are not cleared until pages in non-volatile memory are remotely mirrored |
US10228950B2 (en) | 2013-03-15 | 2019-03-12 | Intel Corporation | Method and apparatus for guest return address stack emulation supporting speculation |
US10241795B2 (en) | 2011-01-27 | 2019-03-26 | Intel Corporation | Guest to native block address mappings and management of native code storage |
US10394563B2 (en) | 2011-01-27 | 2019-08-27 | Intel Corporation | Hardware accelerated conversion system using pattern matching |
US10467010B2 (en) | 2013-03-15 | 2019-11-05 | Intel Corporation | Method and apparatus for nearest potential store tagging |
US10514926B2 (en) | 2013-03-15 | 2019-12-24 | Intel Corporation | Method and apparatus to allow early dependency resolution and data forwarding in a microprocessor |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6857049B1 (en) * | 2000-08-30 | 2005-02-15 | Unisys Corporation | Method for managing flushes with the cache |
US6772293B2 (en) * | 2000-12-27 | 2004-08-03 | Intel Corporation | System and method for optimizing memory bus bandwidth utilization by request classification and ordering |
TW522309B (en) * | 2001-06-05 | 2003-03-01 | Via Tech Inc | Data transmission method among buses, bridging apparatus and relevant application system |
US7133972B2 (en) | 2002-06-07 | 2006-11-07 | Micron Technology, Inc. | Memory hub with internal cache and/or memory access prediction |
US7117316B2 (en) | 2002-08-05 | 2006-10-03 | Micron Technology, Inc. | Memory hub and access method having internal row caching |
US7149874B2 (en) * | 2002-08-16 | 2006-12-12 | Micron Technology, Inc. | Memory hub bypass circuit and method |
US7836252B2 (en) | 2002-08-29 | 2010-11-16 | Micron Technology, Inc. | System and method for optimizing interconnections of memory devices in a multichip module |
US6820181B2 (en) | 2002-08-29 | 2004-11-16 | Micron Technology, Inc. | Method and system for controlling memory accesses to memory modules having a memory hub architecture |
US7260685B2 (en) | 2003-06-20 | 2007-08-21 | Micron Technology, Inc. | Memory hub and access method having internal prefetch buffers |
US7389364B2 (en) | 2003-07-22 | 2008-06-17 | Micron Technology, Inc. | Apparatus and method for direct memory access in a hub-based memory system |
US7136958B2 (en) | 2003-08-28 | 2006-11-14 | Micron Technology, Inc. | Multiple processor system and method including multiple memory hub modules |
US7330992B2 (en) | 2003-12-29 | 2008-02-12 | Micron Technology, Inc. | System and method for read synchronization of memory modules |
US7188219B2 (en) | 2004-01-30 | 2007-03-06 | Micron Technology, Inc. | Buffer control system and method for a memory system having outstanding read and write request buffers |
US7519788B2 (en) | 2004-06-04 | 2009-04-14 | Micron Technology, Inc. | System and method for an asynchronous data buffer having buffer write and read pointers |
US7657756B2 (en) * | 2004-10-08 | 2010-02-02 | International Business Machines Corporaiton | Secure memory caching structures for data, integrity and version values |
US8954751B2 (en) * | 2004-10-08 | 2015-02-10 | International Business Machines Corporation | Secure memory control parameters in table look aside buffer data fields and support memory array |
US7123521B1 (en) * | 2005-04-27 | 2006-10-17 | Micron Technology, Inc. | Random cache read |
US8397029B2 (en) * | 2007-12-19 | 2013-03-12 | International Business Machines Corporation | System and method for cache coherency in a multiprocessor system |
US8296520B2 (en) * | 2007-12-19 | 2012-10-23 | International Business Machines Corporation | System and method for optimizing neighboring cache usage in a multiprocessor environment |
US7836257B2 (en) * | 2007-12-19 | 2010-11-16 | International Business Machines Corpation | System and method for cache line replacement selection in a multiprocessor environment |
US9754648B2 (en) | 2012-10-26 | 2017-09-05 | Micron Technology, Inc. | Apparatuses and methods for memory operations having variable latencies |
US9727493B2 (en) * | 2013-08-14 | 2017-08-08 | Micron Technology, Inc. | Apparatuses and methods for providing data to a configurable storage area |
WO2020060965A1 (en) * | 2018-09-17 | 2020-03-26 | Georgia Tech Research Corporation | Systems and methods for protecting cache and main-memory from flush-based attacks |
US10949346B2 (en) | 2018-11-08 | 2021-03-16 | International Business Machines Corporation | Data flush of a persistent memory cache or buffer |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB8805908D0 (en) | 1988-02-12 | 1988-04-13 | Int Computers Ltd | Data memory system |
US5261066A (en) * | 1990-03-27 | 1993-11-09 | Digital Equipment Corporation | Data processing system and method with small fully-associative cache and prefetch buffers |
US5835945A (en) | 1990-08-06 | 1998-11-10 | Ncr Corporation | Memory system with write buffer, prefetch and internal caches |
US5623627A (en) | 1993-12-09 | 1997-04-22 | Advanced Micro Devices, Inc. | Computer memory architecture including a replacement cache |
CA2148186A1 (en) | 1994-05-04 | 1995-11-05 | Michael T. Jackson | Processor board having a second level writeback cache system and a third level writethrough cache system which stores exclusive state information for use in a multiprocessor computer system |
US5524220A (en) | 1994-08-31 | 1996-06-04 | Vlsi Technology, Inc. | Memory subsystems having look-ahead instruction prefetch buffers and intelligent posted write buffers for increasing the throughput of digital computer systems |
US5638534A (en) | 1995-03-31 | 1997-06-10 | Samsung Electronics Co., Ltd. | Memory controller which executes read and write commands out of order |
US5778422A (en) * | 1996-04-04 | 1998-07-07 | International Business Machines Corporation | Data processing system memory controller that selectively caches data associated with write requests |
US6199142B1 (en) * | 1996-07-01 | 2001-03-06 | Sun Microsystems, Inc. | Processor/memory device with integrated CPU, main memory, and full width cache and associated method |
US5893153A (en) * | 1996-08-02 | 1999-04-06 | Sun Microsystems, Inc. | Method and apparatus for preventing a race condition and maintaining cache coherency in a processor with integrated cache memory and input/output control |
US6038645A (en) * | 1996-08-28 | 2000-03-14 | Texas Instruments Incorporated | Microprocessor circuits, systems, and methods using a combined writeback queue and victim cache |
US6154816A (en) * | 1997-10-24 | 2000-11-28 | Compaq Computer Corp. | Low occupancy protocol for managing concurrent transactions with dependencies |
US6078992A (en) * | 1997-12-05 | 2000-06-20 | Intel Corporation | Dirty line cache |
US5944815A (en) * | 1998-01-12 | 1999-08-31 | Advanced Micro Devices, Inc. | Microprocessor configured to execute a prefetch instruction including an access count field defining an expected number of access |
US6195729B1 (en) * | 1998-02-17 | 2001-02-27 | International Business Machines Corporation | Deallocation with cache update protocol (L2 evictions) |
US6279080B1 (en) * | 1999-06-09 | 2001-08-21 | Ati International Srl | Method and apparatus for association of memory locations with a cache location having a flush buffer |
-
1999
- 1999-07-29 US US09/363,789 patent/US6460114B1/en not_active Expired - Lifetime
-
2000
- 2000-07-27 WO PCT/US2000/020496 patent/WO2001009729A1/en active Application Filing
- 2000-07-27 AU AU63844/00A patent/AU6384400A/en not_active Abandoned
Cited By (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040257890A1 (en) * | 2002-09-09 | 2004-12-23 | Lee Terry R. | Wavelength division multiplexed memory module, memory system and method |
US7746095B2 (en) | 2003-06-11 | 2010-06-29 | Round Rock Research, Llc | Memory module and method having improved signal routing topology |
US20060023528A1 (en) * | 2003-06-11 | 2006-02-02 | Pax George E | Memory module and method having improved signal routing topology |
US20080036492A1 (en) * | 2003-06-11 | 2008-02-14 | Micron Technology, Inc. | Memory module and method having improved signal routing topology |
US20090243649A1 (en) * | 2003-06-11 | 2009-10-01 | Pax George E | Memory module and method having improved signal routing topology |
US8732383B2 (en) | 2003-06-19 | 2014-05-20 | Round Rock Research, Llc | Reconfigurable memory module and method |
US8200884B2 (en) | 2003-06-19 | 2012-06-12 | Round Rock Research, Llc | Reconfigurable memory module and method |
US7966444B2 (en) | 2003-06-19 | 2011-06-21 | Round Rock Research, Llc | Reconfigurable memory module and method |
US20040260891A1 (en) * | 2003-06-20 | 2004-12-23 | Jeddeloh Joseph M. | Posted write buffers and methods of posting write requests in memory modules |
US7107415B2 (en) * | 2003-06-20 | 2006-09-12 | Micron Technology, Inc. | Posted write buffers and methods of posting write requests in memory modules |
US20050146943A1 (en) * | 2003-08-28 | 2005-07-07 | Jeddeloh Joseph M. | Memory module and method having on-board data search capabilities and processor-based system using such memory modules |
US8589643B2 (en) | 2003-10-20 | 2013-11-19 | Round Rock Research, Llc | Arbitration system and method for memory responses in a hub-based memory system |
US7543114B2 (en) * | 2004-02-19 | 2009-06-02 | Samsung Electronics Co., Ltd. | System and controller with reduced bus utilization time |
US20050188121A1 (en) * | 2004-02-19 | 2005-08-25 | Sang-Yeun Cho | System and controller with reduced bus utilization time |
US20060195662A1 (en) * | 2005-02-28 | 2006-08-31 | Honeywell International, Inc. | Method for deterministic cache partitioning |
US7861038B2 (en) * | 2007-07-17 | 2010-12-28 | International Business Machines Corporation | Method and apparatus for managing data in a hybrid drive system |
US20090024793A1 (en) * | 2007-07-17 | 2009-01-22 | Fontenot Nathan D | Method and apparatus for managing data in a hybrid drive system |
US20100005242A1 (en) * | 2008-07-07 | 2010-01-07 | International Business Machines Corp. | Efficient Processing of Data Requests With The Aid Of A Region Cache |
US8055847B2 (en) * | 2008-07-07 | 2011-11-08 | International Business Machines Corporation | Efficient processing of data requests with the aid of a region cache |
US20120042126A1 (en) * | 2010-08-11 | 2012-02-16 | Robert Krick | Method for concurrent flush of l1 and l2 caches |
US8751745B2 (en) * | 2010-08-11 | 2014-06-10 | Advanced Micro Devices, Inc. | Method for concurrent flush of L1 and L2 caches |
US9710387B2 (en) | 2011-01-27 | 2017-07-18 | Intel Corporation | Guest instruction to native instruction range based mapping using a conversion look aside buffer of a processor |
US10185567B2 (en) | 2011-01-27 | 2019-01-22 | Intel Corporation | Multilevel conversion table cache for translating guest instructions to native instructions |
US10394563B2 (en) | 2011-01-27 | 2019-08-27 | Intel Corporation | Hardware accelerated conversion system using pattern matching |
US10241795B2 (en) | 2011-01-27 | 2019-03-26 | Intel Corporation | Guest to native block address mappings and management of native code storage |
US11467839B2 (en) | 2011-01-27 | 2022-10-11 | Intel Corporation | Unified register file for supporting speculative architectural states |
US9921842B2 (en) | 2011-01-27 | 2018-03-20 | Intel Corporation | Guest instruction block with near branching and far branching sequence construction to native instruction block |
US10042643B2 (en) | 2011-01-27 | 2018-08-07 | Intel Corporation | Guest instruction to native instruction range based mapping using a conversion look aside buffer of a processor |
US10514926B2 (en) | 2013-03-15 | 2019-12-24 | Intel Corporation | Method and apparatus to allow early dependency resolution and data forwarding in a microprocessor |
US10152327B2 (en) | 2013-03-15 | 2018-12-11 | Intel Corporation | Apparatus for gating a load operation based on entries of a prediction table |
US20140317351A1 (en) * | 2013-03-15 | 2014-10-23 | Soft Machines, Inc. | Method and apparatus for preventing non-temporal entries from polluting small structures using a transient buffer |
US10198265B2 (en) | 2013-03-15 | 2019-02-05 | Intel Corporation | Microprocessor for gating a load operation based on entries of a prediction table |
US11294680B2 (en) | 2013-03-15 | 2022-04-05 | Intel Corporation | Determining branch targets for guest branch instructions executed in native address space |
US10810014B2 (en) | 2013-03-15 | 2020-10-20 | Intel Corporation | Method and apparatus for guest return address stack emulation supporting speculation |
US10579386B2 (en) | 2013-03-15 | 2020-03-03 | Intel Corporation | Microprocessor for gating a load operation based on entries of a prediction table |
US10228950B2 (en) | 2013-03-15 | 2019-03-12 | Intel Corporation | Method and apparatus for guest return address stack emulation supporting speculation |
US20170192906A1 (en) * | 2013-03-15 | 2017-07-06 | Intel Corporation | Method and apparatus for preventing non-temporal entries from polluting small structures using a transient buffer |
US9606935B2 (en) * | 2013-03-15 | 2017-03-28 | Intel Corporation | Method and apparatus for preventing non-temporal entries from polluting small structures using a transient buffer |
US10467010B2 (en) | 2013-03-15 | 2019-11-05 | Intel Corporation | Method and apparatus for nearest potential store tagging |
US20150095576A1 (en) * | 2013-09-30 | 2015-04-02 | Vmware, Inc. | Consistent and efficient mirroring of nonvolatile memory state in virtualized environments |
US10223026B2 (en) | 2013-09-30 | 2019-03-05 | Vmware, Inc. | Consistent and efficient mirroring of nonvolatile memory state in virtualized environments where dirty bit of page table entries in non-volatile memory are not cleared until pages in non-volatile memory are remotely mirrored |
US10140212B2 (en) * | 2013-09-30 | 2018-11-27 | Vmware, Inc. | Consistent and efficient mirroring of nonvolatile memory state in virtualized environments by remote mirroring memory addresses of nonvolatile memory to which cached lines of the nonvolatile memory have been flushed |
US10649902B2 (en) * | 2017-08-22 | 2020-05-12 | International Business Machines Corporation | Reducing translation latency within a memory management unit using external caching structures |
US10671537B2 (en) * | 2017-08-22 | 2020-06-02 | International Business Machines Corporation | Reducing translation latency within a memory management unit using external caching structures |
US20190065379A1 (en) * | 2017-08-22 | 2019-02-28 | International Business Machines Corporation | Reducing translation latency within a memory management unit using external caching structures |
US20190065380A1 (en) * | 2017-08-22 | 2019-02-28 | International Business Machines Corporation | Reducing translation latency within a memory management unit using external caching structures |
Also Published As
Publication number | Publication date |
---|---|
WO2001009729A1 (en) | 2001-02-08 |
US6460114B1 (en) | 2002-10-01 |
AU6384400A (en) | 2001-02-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6460114B1 (en) | Storing a flushed cache line in a memory buffer of a controller | |
KR100318789B1 (en) | System and method for managing cache in a multiprocessor data processing system | |
US7827354B2 (en) | Victim cache using direct intervention | |
US6292871B1 (en) | Loading accessed data from a prefetch buffer to a least recently used position in a cache | |
US7284096B2 (en) | Systems and methods for data caching | |
US8176255B2 (en) | Allocating space in dedicated cache ways | |
US8015365B2 (en) | Reducing back invalidation transactions from a snoop filter | |
US6366984B1 (en) | Write combining buffer that supports snoop request | |
JP4486750B2 (en) | Shared cache structure for temporary and non-temporary instructions | |
JP2554449B2 (en) | Data processing system having cache memory | |
US6195729B1 (en) | Deallocation with cache update protocol (L2 evictions) | |
US20060184743A1 (en) | Cache memory direct intervention | |
US6502171B1 (en) | Multiprocessor system bus with combined snoop responses explicitly informing snoopers to scarf data | |
US20070136535A1 (en) | System and Method for Reducing Unnecessary Cache Operations | |
US9639470B2 (en) | Coherency checking of invalidate transactions caused by snoop filter eviction in an integrated circuit | |
JPH11506852A (en) | Reduction of cache snooping overhead in a multi-level cache system having a large number of bus masters and a shared level 2 cache | |
US6560681B1 (en) | Split sparse directory for a distributed shared memory multiprocessor system | |
US20070079070A1 (en) | Cache controller | |
US20090106496A1 (en) | Updating cache bits using hint transaction signals | |
US5809526A (en) | Data processing system and method for selective invalidation of outdated lines in a second level memory in response to a memory request initiated by a store operation | |
US6345320B1 (en) | DMA address buffer and cache-memory control system | |
US20080307169A1 (en) | Method, Apparatus, System and Program Product Supporting Improved Access Latency for a Sectored Directory | |
EP1304619A1 (en) | Cache memory operation | |
US5920889A (en) | Apparatus and method for write miss processing in a copy-back data cache with an allocating load buffer and a non-allocating store buffer | |
US6842822B2 (en) | System and method for cache external writing |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON ELECTRONICS, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JEDDELOH, JOSPEH M.;REEL/FRAME:010140/0120 Effective date: 19990722 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IOWA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON ELECTRONICS, INC.;REEL/FRAME:010763/0572 Effective date: 20000317 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 |