US20020017398A1 - Method for transforming a substrate with edge contacts into a ball grid array, ball grid array manufactured according to this method, and flexible wiring for the transformation of a substrate with edge contacts into a ball grid array - Google Patents

Method for transforming a substrate with edge contacts into a ball grid array, ball grid array manufactured according to this method, and flexible wiring for the transformation of a substrate with edge contacts into a ball grid array Download PDF

Info

Publication number
US20020017398A1
US20020017398A1 US09/845,560 US84556001A US2002017398A1 US 20020017398 A1 US20020017398 A1 US 20020017398A1 US 84556001 A US84556001 A US 84556001A US 2002017398 A1 US2002017398 A1 US 2002017398A1
Authority
US
United States
Prior art keywords
substrate
flexible circuit
terminals
conductors
grid array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/845,560
Inventor
Hans-Juergen Hacke
Manfred Wossler
Karl Weidner
Wolfgang Radlik
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/845,560 priority Critical patent/US20020017398A1/en
Publication of US20020017398A1 publication Critical patent/US20020017398A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985Flexible insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/50Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/86Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using tape automated bonding [TAB]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/147Structural association of two or more printed circuits at least one of the printed circuits being bent or folded, e.g. by using a flexible printed circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/04Assemblies of printed circuits
    • H05K2201/049PCB for one component, e.g. for mounting onto mother PCB
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/05Flexible printed circuits [FPCs]
    • H05K2201/056Folded around rigid support or component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10734Ball grid array [BGA]; Bump grid array
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/36Assembling printed circuits with other printed circuits
    • H05K3/361Assembling flexible printed circuits with other printed circuits
    • H05K3/363Assembling flexible printed circuits with other printed circuits by soldering
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion

Definitions

  • the present invention is directed to a method for transforming a substrate with edge contacts into a ball grid array, a ball grid array manufactured according to this method, and flexible wiring for the transformation of a substrate with edge contacts into a ball grid array
  • MCM multichip modules
  • a flexible circuit conductor pattern
  • Specially formed edge terminals are conventionally used that are then soldered. e.g. in the strap soldering method, with a circuit board that continues the circuit.
  • the increasing number of terminals and the drive towards miniaturization leads to an ever-smaller terminal grid. This in turn causes difficulties in mounting, from the application of the soldering paste in a defined manner to the short-circuit-free soldering with the soldering strap.
  • BGAs ball grid arrays
  • the terminals are distributed in planar fashion and thus in an essentially coarser grid than in the conventional forms on the underside of the housing.
  • Each of these planarly distributed terminals supports one or more humps that can be melted, known as balls, which provide the connection with the conductors (circuit) in a melting process (cf. DE-Z productronic 5, 1994, pages 54, 55).
  • the ball grid array can be realized easily.
  • Through-contacts through the substrate enable a planar arrangement of the terminals or of the meltable humps on the underside.
  • MCM-C multilayer ceramics manufactured in sinter technology with a thick layer wiring
  • the multichip modules are manufactured by deposition of layers on an unstructured substrate, e.g. ceramic (called MCM-D), this substrate will only outwardly have edge contacts for the connection; i.e., assembly as a ball grid array is not possible without taking further steps.
  • MCM-D unstructured substrate
  • edge contacts for the connection; i.e., assembly as a ball grid array is not possible without taking further steps.
  • a chip packaging in which a preformed substrate has a receptacle at its upper side for receiving an integrated circuit, and has four ribs on its lower side that project beyond the outer edge.
  • a flexible wiring with an opening corresponding to the receptacle, is applied on the upper side of the substrate, and is bent downwardly around the ribs such that the ends of the individual conductors form terminals in the region of the ribs.
  • These terminals are edge contacts located underneath; i.e., a realization as a ball grid array is also not possible in this technique.
  • the invention proceeds from a recognition that, based on TAB (Tape Automated Bonding) technology, a flexible circuit (conductor pattern) film can be manufactured with planarly distributed terminals, with the conductors leading outwardly from these terminals having exposed ends, i.e. the flexible foil or film that serves as a support material is either not present in the end region of the conductors or has been removed.
  • a flexible conductor pattern fashioned in this way can then be connected with the underside of the IC substrate, by bending the edges of the conductor pattern up and around the sides of the substrate and the ends of the conductors are contacted to the edge contacts on the upper side of the substrate.
  • the flexible conductor pattern enables processing as a ball grid array, with all the advantages that this construction offers over fine-grid edge contacts, particularly in larger sizes. If needed, the entire construction can be covered, extrusion-coated, encapsulated, or provided with a cap.
  • the support film can be provided with a slot-shaped opening at the end regions of the conductors, which enables a particularly simple construction of the exposed ends of the conductors. In the realization, proven methods of TAB technology can be used.
  • An additional slot-shaped opening can be provided in the support film at a region of the film which will cover a lower edge of the substrate. This facilitates the bending of the flexible wiring around the lower edge of the substrate.
  • the conductor layout of the flexible circuit can be covered with solder resist.
  • solder resist By means of the protective action of the solder resist, the application of meltable balls and also the connection of the finished ball grid array with a continuing circuit are facilitated.
  • An adhesive between the upper side of the flexible circuit and the underside of the substrate enables a simple and reliable whole-surface connection between the upper side of the flexible circuit and the lower side of the substrate.
  • FIG. 1 shows a top view of a flexible circuit (conductor pattern) for transforming a substrate with edge contacts into a ball grid array in accordance with the invention.
  • FIG. 2 shows a cross-section through a portion of a substrate with edge contacts, which is transformed into a ball grid array in accordance with the invention using the flexible circuit shown in FIG. 1.
  • FIG. 1 shows a top view of the lower side of a flexible circuit designated FV as a whole, having a support film TF, a number of terminals A arranged in a regular grid, and conductors L leading outwardly from these terminals A.
  • the flexible circuit FV is manufactured on the basis of TAB technology, and the support film TF is correspondingly provided with a transport perforation TP on its upper and lower edge respectively.
  • the terminals A which form a grid array, are arranged inside a square core region of the flexible circuit FV, this core region being indicated in FIG. 1 by a dotted line KB.
  • FIG. 1 shows a top view of the lower side of a flexible circuit designated FV as a whole, having a support film TF, a number of terminals A arranged in a regular grid, and conductors L leading outwardly from these terminals A.
  • the flexible circuit FV is manufactured on the basis of TAB technology, and the support film TF is correspondingly provided with a transport perfor
  • the conductor layout of the flexible circuit FV is designed so that the conductors L proceeding outwardly from the terminals A are led out in groups from all four sides, and the exposed ends E of the conductors respectively emerged via slot-shaped openings SA of the support film TF.
  • An additional slot-shaped opening ZSA is respectively made in the support film TF between the slot-shaped openings SA, of which there are four in all, and the core region KB.
  • the slot-shaped openings SA are disposed at locations in said supporting film TF which will come to be substantially adjacent to upper comers of said substrate S when the support film TF is bent upwardly around the sides of the substrate S.
  • the additional slot-shaped openings ZSA are substantially parallel to the slot-shaped openings SA, and are disposed at a location which will be substantially adjacent to lower corners of the substrate S, when the support film TF is bent around the sides of the substrate S.
  • the support film TF is made of a heat-resistant polymer, such as e.g. polyamide.
  • the manufacture of the conductor pattern or layout comprising the terminals A and the conductors L can be carried out in conventional technology, such as e.g. in additive technology or in subtractive technology.
  • the conductor layout consists of an electrically conductive material, preferably copper.
  • the regions of the terminals A can additionally be provided, if warranted, with a galvanically deposited tin or tin-lead layer.
  • the slot-shaped openings S and the additional slot-shaped openings ZSA can for example be made in the support film TF by chemical physical etching or by laser ablation. It is thereby important that the individual conductors L that traverse the additional slot-shaped openings ZSA, and the ends E of the conductors L emerging via the slot-shaped openings A, are not damaged during the removal of material.
  • the flexible circuit FV described above on the basis of FIG. 1 has a structure and design specifically for the purpose of transforming a substrate with edge contacts into a ball grid array.
  • FIG. 2 shows a highly simplified representation of a cross-section through such a substrate, designated S as a whole, provided in all four edge regions with edge contacts RK at a uniform spacing.
  • the substrate S which is made, for example, of ceramic, there are one or more integrated circuits, which, like the conductors leading outwardly to the edge contacts RK, are not shown in FIG. 2.
  • solder resist LSL On the underside of the flexible circuit FV adhered to the substrate S, the conductor layout can be covered with solder resist LSL except for the planarly distributed terminals A, followed by the creation of solder pads by applying solder paste, balls, or formed solder parts and melting them.
  • solder pads A more detailed explanation of the manufacturing of such solder pads can be found, for example, in German PS 195 35 622 or in U.S. Pat. No. 5, 284,287.
  • meltable humps H With the application of the solder pads or balls, designated here as meltable humps H, a processing as a ball grid array BGA is possible, with all the advantages that this constructive form offers over fine-grid edge contacts RK. If needed, the overall construction can be covered, injection-molded, encapsulated or provided with a cap. The last-named possibility is shown in FIG. 2 by means of a protective cap designated SK.

Abstract

The transformation of An IC substrate with edge contacts into a ball grid array is accomplished using a flexible circuit that has terminals arranged planarly on the underside for receiving meltable solder humps and whose conductors leading outwardly from the terminals have exposed ends. The upper side of the flexible circuit is connected with the lower side of the substrate, whereupon the edge regions of the flexible circuit are bent up and around the substrate and the ends of the conductors are electrically contacted to the edge contacts of the substrate.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention is directed to a method for transforming a substrate with edge contacts into a ball grid array, a ball grid array manufactured according to this method, and flexible wiring for the transformation of a substrate with edge contacts into a ball grid array [0002]
  • 2. Description of the Prior Art [0003]
  • In the manufacturing of multichip modules (MCM), i.e. systems with one or more unencapsulated integrated circuits on a flexible circuit (conductor pattern) film, the problem arises of contacting this module on an element that is a continuation of the circuit. Specially formed edge terminals are conventionally used that are then soldered. e.g. in the strap soldering method, with a circuit board that continues the circuit. As in the case of encapsulated components for surface mounting, the increasing number of terminals and the drive towards miniaturization leads to an ever-smaller terminal grid. This in turn causes difficulties in mounting, from the application of the soldering paste in a defined manner to the short-circuit-free soldering with the soldering strap. [0004]
  • With respect to the above-named difficulties, ball grid arrays (BGAs) are increasingly being used both for individual chips and for multichip modules, in which BGAs the terminals are distributed in planar fashion and thus in an essentially coarser grid than in the conventional forms on the underside of the housing. Each of these planarly distributed terminals supports one or more humps that can be melted, known as balls, which provide the connection with the conductors (circuit) in a melting process (cf. DE-Z productronic 5, 1994, pages 54, 55). [0005]
  • If the wirings of the multichip modules are manufactured in circuit board technology (known as MCM-L), the ball grid array can be realized easily. Through-contacts through the substrate enable a planar arrangement of the terminals or of the meltable humps on the underside. Likewise, given multilayer ceramics manufactured in sinter technology with a thick layer wiring (called MCM-C), a planar arrangement of the terminals or of the meltable humps is possible. [0006]
  • If, however, the multichip modules are manufactured by deposition of layers on an unstructured substrate, e.g. ceramic (called MCM-D), this substrate will only outwardly have edge contacts for the connection; i.e., assembly as a ball grid array is not possible without taking further steps. [0007]
  • From PCT Application WO 89/10005, a chip packaging is known in which a preformed substrate has a receptacle at its upper side for receiving an integrated circuit, and has four ribs on its lower side that project beyond the outer edge. A flexible wiring, with an opening corresponding to the receptacle, is applied on the upper side of the substrate, and is bent downwardly around the ribs such that the ends of the individual conductors form terminals in the region of the ribs. These terminals, however, are edge contacts located underneath; i.e., a realization as a ball grid array is also not possible in this technique. [0008]
  • SUMMARY OF THE INVENTION
  • It is an object of the present invention to provide a method transforming a substrate with edge contacts into a ball grid array in a simple way. [0009]
  • The invention proceeds from a recognition that, based on TAB (Tape Automated Bonding) technology, a flexible circuit (conductor pattern) film can be manufactured with planarly distributed terminals, with the conductors leading outwardly from these terminals having exposed ends, i.e. the flexible foil or film that serves as a support material is either not present in the end region of the conductors or has been removed. A flexible conductor pattern fashioned in this way can then be connected with the underside of the IC substrate, by bending the edges of the conductor pattern up and around the sides of the substrate and the ends of the conductors are contacted to the edge contacts on the upper side of the substrate. For manufacturing the ball grid array, it is then necessary only to apply meltable humps or balls onto the planarly distributed terminals of the flexible conductor pattern. Thus, the flexible conductor pattern enables processing as a ball grid array, with all the advantages that this construction offers over fine-grid edge contacts, particularly in larger sizes. If needed, the entire construction can be covered, extrusion-coated, encapsulated, or provided with a cap. [0010]
  • The support film can be provided with a slot-shaped opening at the end regions of the conductors, which enables a particularly simple construction of the exposed ends of the conductors. In the realization, proven methods of TAB technology can be used. [0011]
  • An additional slot-shaped opening can be provided in the support film at a region of the film which will cover a lower edge of the substrate. This facilitates the bending of the flexible wiring around the lower edge of the substrate. [0012]
  • The conductor layout of the flexible circuit can be covered with solder resist. By means of the protective action of the solder resist, the application of meltable balls and also the connection of the finished ball grid array with a continuing circuit are facilitated. [0013]
  • An adhesive between the upper side of the flexible circuit and the underside of the substrate enables a simple and reliable whole-surface connection between the upper side of the flexible circuit and the lower side of the substrate.[0014]
  • DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows a top view of a flexible circuit (conductor pattern) for transforming a substrate with edge contacts into a ball grid array in accordance with the invention. [0015]
  • FIG. 2 shows a cross-section through a portion of a substrate with edge contacts, which is transformed into a ball grid array in accordance with the invention using the flexible circuit shown in FIG. 1.[0016]
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • FIG. 1 shows a top view of the lower side of a flexible circuit designated FV as a whole, having a support film TF, a number of terminals A arranged in a regular grid, and conductors L leading outwardly from these terminals A. The flexible circuit FV is manufactured on the basis of TAB technology, and the support film TF is correspondingly provided with a transport perforation TP on its upper and lower edge respectively. The terminals A, which form a grid array, are arranged inside a square core region of the flexible circuit FV, this core region being indicated in FIG. 1 by a dotted line KB. In the embodiment shown in FIG. 1, the conductor layout of the flexible circuit FV is designed so that the conductors L proceeding outwardly from the terminals A are led out in groups from all four sides, and the exposed ends E of the conductors respectively emerged via slot-shaped openings SA of the support film TF. An additional slot-shaped opening ZSA is respectively made in the support film TF between the slot-shaped openings SA, of which there are four in all, and the core region KB. The slot-shaped openings SA are disposed at locations in said supporting film TF which will come to be substantially adjacent to upper comers of said substrate S when the support film TF is bent upwardly around the sides of the substrate S. The additional slot-shaped openings ZSA are substantially parallel to the slot-shaped openings SA, and are disposed at a location which will be substantially adjacent to lower corners of the substrate S, when the support film TF is bent around the sides of the substrate S. [0017]
  • The support film TF is made of a heat-resistant polymer, such as e.g. polyamide. The manufacture of the conductor pattern or layout comprising the terminals A and the conductors L can be carried out in conventional technology, such as e.g. in additive technology or in subtractive technology. The conductor layout consists of an electrically conductive material, preferably copper. The regions of the terminals A can additionally be provided, if warranted, with a galvanically deposited tin or tin-lead layer. The slot-shaped openings S and the additional slot-shaped openings ZSA can for example be made in the support film TF by chemical physical etching or by laser ablation. It is thereby important that the individual conductors L that traverse the additional slot-shaped openings ZSA, and the ends E of the conductors L emerging via the slot-shaped openings A, are not damaged during the removal of material. [0018]
  • The flexible circuit FV described above on the basis of FIG. 1 has a structure and design specifically for the purpose of transforming a substrate with edge contacts into a ball grid array. [0019]
  • FIG. 2 shows a highly simplified representation of a cross-section through such a substrate, designated S as a whole, provided in all four edge regions with edge contacts RK at a uniform spacing. On the upper side of the substrate S, which is made, for example, of ceramic, there are one or more integrated circuits, which, like the conductors leading outwardly to the edge contacts RK, are not shown in FIG. 2. [0020]
  • For the transformation of the substrate S with the edge contacts RK into a ball grid array BGA, first the upper side of the flexible circuit VF is connected over its whole surface with the underside of the substrate S by means of an adhesive K. This connection surface between the substrate S and the flexible circuit FV corresponds at least approximately to the core region KB shown in FIG. 1, so that the four projecting edge regions of the flexible circuit FV can be bent up and around the substrate S. The upward bending is facilitated by the additional openings ZSA and the regions of the support film TF, at the lower edges of the substrate S. In the bending of the edge regions of the flexible circuit FV around the upper edges of the substrate S, the free ends E of the conductors L are pressed onto allocated edge contacts RK, so that an electrically conductive connection can now be created between the ends E and the edge contacts RK. This contacting can take place by means of soldering with a soldering strap, by laser, infrared radiation, or the like, but the solder used must have a higher melting point than the temperature occurring in the processing as a ball grid array BGA. This contacting can also be achieved using fine welding methods, i.e. thermocompression, thermosonics, and ultrasound, or with adhesive methods. After the contacting, edge regions of the flexible support film TF that are still protruding and are not required can be separated if necessary. [0021]
  • On the underside of the flexible circuit FV adhered to the substrate S, the conductor layout can be covered with solder resist LSL except for the planarly distributed terminals A, followed by the creation of solder pads by applying solder paste, balls, or formed solder parts and melting them. A more detailed explanation of the manufacturing of such solder pads can be found, for example, in German PS 195 35 622 or in U.S. Pat. No. 5, 284,287. [0022]
  • With the application of the solder pads or balls, designated here as meltable humps H, a processing as a ball grid array BGA is possible, with all the advantages that this constructive form offers over fine-grid edge contacts RK. If needed, the overall construction can be covered, injection-molded, encapsulated or provided with a cap. The last-named possibility is shown in FIG. 2 by means of a protective cap designated SK. [0023]
  • In the embodiment described above, all four edge sides of the substrate are occupied with edge contacts, however, the transformation into a ball grid array can also be carried out in an analogous fashion if only one edge side is occupied with edge contacts, or if two or three edge sides are occupied with edge contacts. [0024]
  • Although modifications and changes may be suggested by those skilled in the art, it is the intention of the inventors to embody within the patent warranted hereon all changes and modifications as reasonably and properly come within the scope of their contribution to the art. [0025]

Claims (13)

We claim as our invention:
1. A method for transforming an integrated circuit substrate having edge contacts into a ball grid array, comprising the steps of:
providing an integrated circuit substrate having sides and an upper surface with edge contacts disposed on said upper surface adjacent said edges;
providing a flexible circuit having a conductor layout supported by a supporting film and having terminals disposed in a plane on an underside of said flexible circuit, said conductor layout having conductors proceeding outwardly from said terminals with said conductors having exposed ends;
disposing meltable solder humps respectively at said terminals of said flexible circuit;
mechanically connecting an upper side of said flexible circuit with said underside of said substrate with said flexible circuit projecting beyond said substrate at said edges of said substrate;
bending said flexible circuit upwardly and around said edges of said substrate so that the respective exposed ends of said conductors of said flexible circuit are disposed in registration with said edge contacts of said substrate; and
producing an electrically conductive connection between said free ends of the respective conductors of said flexible circuit and said edge contacts of said substrate.
2. A method as claimed in claim 1 comprising the additional step of providing a slot-shaped opening in said supporting film of said flexible circuit at a location in said supporting film which will be adjacent an upper corner of said substrate when said flexible circuit is bent upwardly and around said edges of said substrate.
3. A method as claimed in claim 2 comprising the additional step of providing a slot-shaped opening in said supporting film of said flexible circuit at a location which will be adjacent to a lower corner of said substrate when said flexible circuit is bent upwardly and around said edge regions of said substrate.
4. A method as claimed in claim 1 comprising the additional steps of:
providing a first slot-shaped opening in said supporting film of said flexible circuit at a region of said flexible circuit which will be adjacent an upper corner of said substrate when said flexible circuit is bent upwardly and around said edge regions; and
providing a second slot-shaped opening in said supporting film of said flexible circuit at a region of said supporting film which will be adjacent a lower comer of said substrate when said flexible circuit is bent upwardly and around said edge regions of said substrate.
5. A method as claimed in claim 1 comprising the additional step of covering said conductor layout of said flexible circuit with a solder resist, except at said terminals.
6. A method as claimed in claim 1 wherein the step of mechanically connecting said upper side of said flexible circuit with said underside of said substrate comprises attaching said upper side of said flexible circuit to said underside of said substrate with an adhesive.
7. A ball grid array comprising:
an integrated circuit substrate having an underside and an upper surface with said substrate sides therebetween, and a plurality of edge contacts disposed at said upper surface adjacent said substrate sides;
a flexible circuit having a conductor layout in a supporting film, said conductor layout including conductors and terminals, said terminals being disposed in a plane on an underside of said flexible circuit and having multiple solder humps attached thereto, said conductors of said conductor layout proceeding outwardly from said terminals and having exposed ends;
said flexible circuit having an upper side mechanically attached to said underside of said substrate with edge regions of said flexible circuit projecting beyond said substrate, said edge regions being bent upwardly and around said sides of said substrate in a U-shape with said respective exposed ends of said conductors in registration with said edge contacts; and
said exposed ends of said conductors and said edge contacts being respectively electrically connected.
8. A ball grid array as claimed in claim 7 further comprising a covering of solder resist on said underside of said flexible circuit, leaving said terminals exposed and not covered by said solder resist.
9. A ball grid array as claimed in claim 7 further comprising an adhesive attaching said upper side of said flexible circuit to said underside of said substrate substantially surface-wide over said substrate.
10. A flexible circuit for use in transforming an integrated circuit substrate having an upper surface with edge contacts into a ball grid array, said flexible circuit comprising:
a supporting film carrying a circuit layout having a plurality of terminals disposed in a plane with a plurality of meltable solder humps respectively disposed at said terminals;
said conductors of said conductor layout proceeding outwardly from said terminals; and
said conductors of said conductor layout respectively having exposed ends.
11. A flexible circuit as claimed in claim 10 wherein said supporting film has a slot-shaped opening therein adjacent said ends of said conductors.
12. A flexible circuit as claimed in claim 11 wherein said flexible film has a further slot-shaped opening therein, spaced from, and substantially parallel to, said slot-shaped opening adjacent said ends of said conductors.
13. A flexible circuit as claimed in claim 10 further comprising a covering of solder resist on an underside of said supporting film, leaving said terminals exposed and uncovered by said solder resist.
US09/845,560 1997-12-10 2001-04-30 Method for transforming a substrate with edge contacts into a ball grid array, ball grid array manufactured according to this method, and flexible wiring for the transformation of a substrate with edge contacts into a ball grid array Abandoned US20020017398A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/845,560 US20020017398A1 (en) 1997-12-10 2001-04-30 Method for transforming a substrate with edge contacts into a ball grid array, ball grid array manufactured according to this method, and flexible wiring for the transformation of a substrate with edge contacts into a ball grid array

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
DE19754874A DE19754874A1 (en) 1997-12-10 1997-12-10 Converting substrate with edge contacts into ball grid array
DE19754874.1 1997-12-10
US09/209,406 US6256877B1 (en) 1997-12-10 1998-12-10 Method for transforming a substrate with edge contacts into a ball grid array
US09/845,560 US20020017398A1 (en) 1997-12-10 2001-04-30 Method for transforming a substrate with edge contacts into a ball grid array, ball grid array manufactured according to this method, and flexible wiring for the transformation of a substrate with edge contacts into a ball grid array

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/209,406 Division US6256877B1 (en) 1997-12-10 1998-12-10 Method for transforming a substrate with edge contacts into a ball grid array

Publications (1)

Publication Number Publication Date
US20020017398A1 true US20020017398A1 (en) 2002-02-14

Family

ID=7851441

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/209,406 Expired - Lifetime US6256877B1 (en) 1997-12-10 1998-12-10 Method for transforming a substrate with edge contacts into a ball grid array
US09/845,378 Expired - Lifetime US6504104B2 (en) 1997-12-10 2001-04-30 Flexible wiring for the transformation of a substrate with edge contacts into a ball grid array
US09/845,560 Abandoned US20020017398A1 (en) 1997-12-10 2001-04-30 Method for transforming a substrate with edge contacts into a ball grid array, ball grid array manufactured according to this method, and flexible wiring for the transformation of a substrate with edge contacts into a ball grid array

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09/209,406 Expired - Lifetime US6256877B1 (en) 1997-12-10 1998-12-10 Method for transforming a substrate with edge contacts into a ball grid array
US09/845,378 Expired - Lifetime US6504104B2 (en) 1997-12-10 2001-04-30 Flexible wiring for the transformation of a substrate with edge contacts into a ball grid array

Country Status (2)

Country Link
US (3) US6256877B1 (en)
DE (1) DE19754874A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030232462A1 (en) * 2002-06-18 2003-12-18 Poo Chia Yong Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages and associated methods
US20040124523A1 (en) * 2002-06-18 2004-07-01 Poo Chia Yong Semiconductor devices including peripherally located bond pads, intermediates thereof, assemblies, and packages including the semiconductor devices, and support elements for the semiconductor devices
US20060006521A1 (en) * 2003-09-30 2006-01-12 Boon Suan J Semiconductor device assemblies and packages with edge contacts and sacrificial substrates and other intermediate structures used or formed in fabricating the assemblies or packages
US20180218971A1 (en) * 2015-10-30 2018-08-02 International Business Machines Corporation Method for forming solder bumps using sacrificial layer

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3714088B2 (en) * 1999-02-18 2005-11-09 株式会社村田製作所 Electronic component and manufacturing method thereof
JP2001237585A (en) * 2000-02-22 2001-08-31 Murata Mfg Co Ltd Electronic component and manufacturing method thereof
DE10034865B4 (en) * 2000-07-18 2006-06-01 Infineon Technologies Ag Opto-electronic surface-mountable module
US6775906B1 (en) * 2000-10-20 2004-08-17 Silverbrook Research Pty Ltd Method of manufacturing an integrated circuit carrier
US20020117753A1 (en) * 2001-02-23 2002-08-29 Lee Michael G. Three dimensional packaging
JP3421326B2 (en) * 2001-04-25 2003-06-30 タイコエレクトロニクスアンプ株式会社 IC socket and suction sheet used for it
GB2377080B (en) * 2001-09-11 2003-05-07 Sendo Int Ltd Integrated circuit package and printed circuit board arrangement
US6576992B1 (en) * 2001-10-26 2003-06-10 Staktek Group L.P. Chip scale stacking system and method
US6940729B2 (en) * 2001-10-26 2005-09-06 Staktek Group L.P. Integrated circuit stacking system and method
US6914324B2 (en) * 2001-10-26 2005-07-05 Staktek Group L.P. Memory expansion and chip scale stacking system and method
US20050056921A1 (en) * 2003-09-15 2005-03-17 Staktek Group L.P. Stacked module systems and methods
US7656678B2 (en) * 2001-10-26 2010-02-02 Entorian Technologies, Lp Stacked module systems
US7371609B2 (en) * 2001-10-26 2008-05-13 Staktek Group L.P. Stacked module systems and methods
US20040195666A1 (en) * 2001-10-26 2004-10-07 Julian Partridge Stacked module systems and methods
US20060255446A1 (en) * 2001-10-26 2006-11-16 Staktek Group, L.P. Stacked modules and method
US20030234443A1 (en) * 2001-10-26 2003-12-25 Staktek Group, L.P. Low profile stacking system and method
US7485951B2 (en) * 2001-10-26 2009-02-03 Entorian Technologies, Lp Modularized die stacking system and method
JP2003198068A (en) * 2001-12-27 2003-07-11 Nec Corp Printed board, semiconductor device, electrical connection structure of printed board and component
US6921867B2 (en) * 2002-11-29 2005-07-26 Nokia Corporation Stress release feature for PWBs
JP3755824B2 (en) * 2003-03-04 2006-03-15 株式会社らいふ Electronic component for bonding multiple electrodes and mounting method thereof
US20060043558A1 (en) * 2004-09-01 2006-03-02 Staktek Group L.P. Stacked integrated circuit cascade signaling system and method
US7033861B1 (en) * 2005-05-18 2006-04-25 Staktek Group L.P. Stacked module systems and method
US7576995B2 (en) * 2005-11-04 2009-08-18 Entorian Technologies, Lp Flex circuit apparatus and method for adding capacitance while conserving circuit board surface area
US20070158821A1 (en) * 2006-01-11 2007-07-12 Leland Szewerenko Managed memory component
US7608920B2 (en) * 2006-01-11 2009-10-27 Entorian Technologies, Lp Memory card and method for devising
US7508058B2 (en) * 2006-01-11 2009-03-24 Entorian Technologies, Lp Stacked integrated circuit module
US20070164416A1 (en) * 2006-01-17 2007-07-19 James Douglas Wehrly Managed memory component
US20070262429A1 (en) * 2006-05-15 2007-11-15 Staktek Group, L.P. Perimeter stacking system and method
US7442046B2 (en) * 2006-05-15 2008-10-28 Sony Ericsson Mobile Communications Ab Flexible circuit connectors
US7456498B2 (en) * 2006-08-18 2008-11-25 Lsi Logic Corporation Integrated circuit package and system interface
US7468553B2 (en) * 2006-10-20 2008-12-23 Entorian Technologies, Lp Stackable micropackages and stacked modules
US7417310B2 (en) * 2006-11-02 2008-08-26 Entorian Technologies, Lp Circuit module having force resistant construction
US8572840B2 (en) * 2010-09-30 2013-11-05 International Business Machines Corporation Method of attaching an electronic module power supply
US9377566B1 (en) * 2012-12-31 2016-06-28 Nlight, Inc. Flexible irradiance in laser imaging
US10080282B2 (en) * 2016-02-16 2018-09-18 Kabushiki Kaisha Toshiba Flexible printed circuit and electronic apparatus

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2939922C2 (en) * 1978-10-12 1983-03-17 International Computers Ltd., London Electrical cable connector assembly
US5072283A (en) * 1988-04-12 1991-12-10 Bolger Justin C Pre-formed chip carrier cavity package
US5360946A (en) * 1991-09-17 1994-11-01 International Business Machines Corporation Flex tape protective coating
US5284287A (en) * 1992-08-31 1994-02-08 Motorola, Inc. Method for attaching conductive balls to a substrate
US5375041A (en) * 1992-12-02 1994-12-20 Intel Corporation Ra-tab array bump tab tape based I.C. package
US5936850A (en) * 1995-03-03 1999-08-10 Canon Kabushiki Kaisha Circuit board connection structure and method, and liquid crystal device including the connection structure
DE19535622C1 (en) * 1995-09-25 1996-09-12 Siemens Ag Solder bead application system for substrate termination surfaces
JPH09283560A (en) 1996-04-10 1997-10-31 Casio Comput Co Ltd Semiconductor device and manufacturing method thereof
US6011694A (en) * 1996-08-01 2000-01-04 Fuji Machinery Mfg. & Electronics Co., Ltd. Ball grid array semiconductor package with solder ball openings in an insulative base
US6064576A (en) * 1997-01-02 2000-05-16 Texas Instruments Incorporated Interposer having a cantilevered ball connection and being electrically connected to a printed circuit board
US5742484A (en) * 1997-02-18 1998-04-21 Motorola, Inc. Flexible connector for circuit boards
US6300679B1 (en) * 1998-06-01 2001-10-09 Semiconductor Components Industries, Llc Flexible substrate for packaging a semiconductor component

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030232462A1 (en) * 2002-06-18 2003-12-18 Poo Chia Yong Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages and associated methods
US20040124523A1 (en) * 2002-06-18 2004-07-01 Poo Chia Yong Semiconductor devices including peripherally located bond pads, intermediates thereof, assemblies, and packages including the semiconductor devices, and support elements for the semiconductor devices
US7115984B2 (en) * 2002-06-18 2006-10-03 Micron Technology, Inc. Semiconductor devices including peripherally located bond pads, intermediates thereof, assemblies, and packages including the semiconductor devices, and support elements for the semiconductor devices
US7226809B2 (en) 2002-06-18 2007-06-05 Micron Technology, Inc. Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages and associated methods
US7285850B2 (en) 2002-06-18 2007-10-23 Micron Technology, Inc. Support elements for semiconductor devices with peripherally located bond pads
US20060006521A1 (en) * 2003-09-30 2006-01-12 Boon Suan J Semiconductor device assemblies and packages with edge contacts and sacrificial substrates and other intermediate structures used or formed in fabricating the assemblies or packages
US7208335B2 (en) 2003-09-30 2007-04-24 Micron Technology, Inc. Castellated chip-scale packages and methods for fabricating the same
US7633159B2 (en) 2003-09-30 2009-12-15 Micron Technology, Inc. Semiconductor device assemblies and packages with edge contacts and sacrificial substrates and other intermediate structures used or formed in fabricating the assemblies or packages
US8063493B2 (en) 2003-09-30 2011-11-22 Micron Technology, Inc. Semiconductor device assemblies and packages
US20180218971A1 (en) * 2015-10-30 2018-08-02 International Business Machines Corporation Method for forming solder bumps using sacrificial layer
US10535592B2 (en) * 2015-10-30 2020-01-14 International Business Machines Corporation Method for forming solder bumps using sacrificial layer

Also Published As

Publication number Publication date
DE19754874A1 (en) 1999-06-24
US6504104B2 (en) 2003-01-07
US6256877B1 (en) 2001-07-10
US20020125042A1 (en) 2002-09-12

Similar Documents

Publication Publication Date Title
US6256877B1 (en) Method for transforming a substrate with edge contacts into a ball grid array
JP2664873B2 (en) Electronic package and manufacturing method thereof
US7506437B2 (en) Printed circuit board having chip package mounted thereon and method of fabricating same
EP0073149B1 (en) Semiconductor chip mounting module
EP1005086B1 (en) Metal foil having bumps, circuit substrate having the metal foil, and semiconductor device having the circuit substrate
US5886876A (en) Surface-mounted semiconductor package and its manufacturing method
US5177863A (en) Method of forming integrated leadouts for a chip carrier
US5920123A (en) Multichip module assembly having via contacts and method of making the same
EP1168447A2 (en) Multi-layered semiconductor device and method
JP2001177045A (en) Semiconductor device and method for manufacturing the same
US5661337A (en) Technique for improving bonding strength of leadframe to substrate in semiconductor IC chip packages
US6437436B2 (en) Integrated circuit chip package with test points
KR100271676B1 (en) Package and semiconductor device for semiconductor device and their manufacturing method
US6320249B1 (en) Multiple line grids incorporating therein circuit elements
KR100250560B1 (en) Semiconductor device and its manufacture
US6101098A (en) Structure and method for mounting an electric part
US6444494B1 (en) Process of packaging a semiconductor device with reinforced film substrate
KR100251868B1 (en) Chip scale semiconductor package using flexible circuit board and manufacturing method thereof
US6930383B2 (en) Electronic component including a housing and a substrate
US5880935A (en) Device for using in an electronic controller
JPH01241140A (en) Tape bonding package
EP0413542A2 (en) Direct mount semiconductor package
US5973397A (en) Semiconductor device and fabrication method which advantageously combine wire bonding and tab techniques to increase integrated circuit I/O pad density
JPH04139737A (en) Method for mounting semiconductor chip
JP3509532B2 (en) Semiconductor device substrate, semiconductor device, method of manufacturing the same, and electronic device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION