US20010036699A1 - Multi-layer tunneling device with a graded stoichiometry insulating layer - Google Patents
Multi-layer tunneling device with a graded stoichiometry insulating layer Download PDFInfo
- Publication number
- US20010036699A1 US20010036699A1 US09/894,368 US89436801A US2001036699A1 US 20010036699 A1 US20010036699 A1 US 20010036699A1 US 89436801 A US89436801 A US 89436801A US 2001036699 A1 US2001036699 A1 US 2001036699A1
- Authority
- US
- United States
- Prior art keywords
- layer
- graded
- thin film
- stoichiometry
- insulating tunnel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/10—Magnetoresistive devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
- G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y25/00—Nanomagnetism, e.g. magnetoimpedance, anisotropic magnetoresistance, giant magnetoresistance or tunneling magnetoresistance
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y40/00—Manufacture or treatment of nanostructures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F10/00—Thin magnetic films, e.g. of one-domain structure
- H01F10/32—Spin-exchange-coupled multilayers, e.g. nanostructured superlattices
- H01F10/324—Exchange coupling of magnetic film pairs via a very thin non-magnetic spacer, e.g. by exchange with conduction electrons of the spacer
- H01F10/3254—Exchange coupling of magnetic film pairs via a very thin non-magnetic spacer, e.g. by exchange with conduction electrons of the spacer the spacer being semiconducting or insulating, e.g. for spin tunnel junction [STJ]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F41/00—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
- H01F41/14—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates
- H01F41/30—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE]
- H01F41/302—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE] for applying spin-exchange-coupled multilayers, e.g. nanostructured superlattices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/01—Manufacture or treatment
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12465—All metal or with adjacent metals having magnetic properties, or preformed fiber orientation coordinate with shape
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24149—Honeycomb-like
Definitions
- the present invention relates to a multi-layer thin film device including an insulating layer, and more particularly to the inclusion of a graded-stoichiometry insulating layer.
- a magnetic element such as a magnetic memory element
- a magnetic element includes a multi-layer thin film structure including ferromagnetic layers separated by a non-magnetic layer, hereinafter referred to as an insulating tunnel barrier, or barrier, layer.
- Information is stored in the magnetic layers as directions of magnetization vectors.
- Magnetic vectors in one magnetic layer for instance, are magnetically fixed or pinned, while the magnetization direction of the other magnetic layer is free to switch in an applied field between the same and opposite directions that are called “parallel” and “antiparallel” states, respectively.
- the magnetic memory element represents two different resistances.
- the resistance has minimum and maximum values when the magnetization vectors of the two magnetic layers point in substantially the same and opposite directions, respectively. Accordingly, a detection of change in resistance allows a device, such as an MRAM device, to provide information stored in the magnetic memory element.
- the difference between the minimum and maximum resistance values, divided by the minimum resistance is known as the magnetoresistance ratio (MR).
- Thin film structures of this type structurally include very thin layers, some of which are tens of angstroms thick.
- the fabrication of the insulating tunnel barrier, or barrier, layer formed between the ferromagnetic layers is also important.
- the junction resistance varies approximately exponentially with the thickness of the barrier layer. This strong dependence on thickness makes it very difficult to produce devices with nearly the same resistance over typical substrate sizes used in manufacturing.
- insulating tunnel barrier layers made of aluminum oxide: a) natural oxidation of aluminum (Al) metal; b) ultraviolet (UV) assisted oxidation of aluminum (Al) metal; c) plasma oxidation of aluminum (Al) metal; and d) reactive sputtering of aluminum oxide.
- Al oxide is disclosed as forming the insulative tunnel barrier, other materials which include insulative properties are anticipated by this disclosure, including, aluminum nitride, tantalum oxide, tantalum nitride, or the like.
- the oldest method of forming an insulating tunnel barrier layer is through natural oxidation. Initially a layer of metal, such as aluminum (Al), is deposited on an electrode which is on some type of substrate. The aluminum is exposed to oxygen or air for a period of time, typically a number of hours. This exposure to oxygen or air causes the aluminum to oxidize and form an aluminum oxide layer. Subsequently the tunnel junction structure is completed by forming on top of the insulating layer the remaining electrode, ferromagnetic layers, or the like, dependent upon the type of device being formed.
- a layer of metal such as aluminum (Al)
- Al aluminum
- the aluminum is exposed to oxygen or air for a period of time, typically a number of hours. This exposure to oxygen or air causes the aluminum to oxidize and form an aluminum oxide layer.
- the tunnel junction structure is completed by forming on top of the insulating layer the remaining electrode, ferromagnetic layers, or the like, dependent upon the type of device being formed.
- An alternative method for forming an insulating tunnel barrier layer, or insulating layer is through plasma oxidation.
- aluminum is deposited onto a substrate and is subsequently oxidized with oxygen plasma, such as from an oxygen glow discharge, similar to neon plasma in a neon light.
- oxygen plasma such as from an oxygen glow discharge
- this type of technique is hard to control and does not render a uniform thickness, thus resistance, across the substrate due to the lack of control exhibited over the oxygen discharge.
- an oxygen plasma source is utilized to oxidize the aluminum.
- This method provides for the control of resistance over a wide range and typically high magneto-resistance values are achieved. This method is generally similar to the previously described method utilizing a plasma discharge, yet more control can be exercised.
- Yet another alternative method for forming an insulating tunnel barrier layer is reactive sputtering.
- aluminum is deposited, utilizing reactive sputtering, onto a substrate surface in an oxygen atmosphere.
- the aluminum reacts with the oxygen enclosed within the vacuum chamber to form aluminum oxide.
- results tend to exhibit high resistance and the end product is not uniform in thickness across the substrate leading to variations in resistance levels.
- a method similar to the plasma oxidation method is the oxygen beam method, deposition of an aluminum layer followed by exposure to an oxygen beam.
- the beam can be, for example, a low-energy oxygen ion beam or a low-energy atomic oxygen beam.
- a technique similar to reactive sputtering is sputter deposition from a compound target. This can be used with or without the addition of extra oxygen into the sputtering ambient, with or without an oxygen ion assist beam, or with or without an extra oxidation step after deposition.
- RA resistance-area product
- the structure includes a substrate, a first electrode, a second electrode, and a graded-stoichiometry insulating, or barrier, layer formed between the first electrode and the second electrode.
- the insulating layer includes laterally graded stoichiometry to compensate for its thickness profile and thereby produce uniform tunneling barrier resistance across the structure.
- a method of fabricating a multi-layer thin film structure including a graded-stoichiometry insulating layer including the steps of providing a substrate, depositing a first electrode on the substrate, depositing a metal layer on a surface of the first electrode, causing the metal layer to react to form a insulating layer with uniform RA by grading the stoichiometry of the metal layer, and depositing a second electrode on the uniform insulating layer.
- FIG. 1 illustrates a cross-sectional view of a first embodiment of a complete multi-layer thin film structure formed according to the method of the present invention
- FIG. 2 illustrates an enlarged cross-sectional view of a graded-stoichiometry barrier layer, formed according to the present invention
- FIG. 3 illustrates an enlarged cross-sectional view of a graded-stoichiometry barrier layer, formed according to the present invention
- FIG. 4 illustrates an enlarged cross-sectional view of a graded-stoichiometry barrier layer, formed according to the present invention.
- FIG. 5 illustrates in a flow chart diagram, the method of forming a graded-stoichiometry insulating layer according to the present invention.
- FIG. 1 illustrates in cross-sectional view a first embodiment of a multi-layer thin film structure, more particularly a magnetic element, formed according to the method of the present invention. More specifically, illustrated in FIG. 1, is a fully patterned magnetic element structure, generally referenced 10 .
- Structure 10 includes a substrate 12 , a base electrode multilayer stack 14 , an insulating spacer, or barrier layer, 16 including oxidized aluminum, and a top electrode multilayer stack 18 .
- Base electrode multilayer stack 14 and top electrode multilayer stack 18 include ferromagnetic layers.
- Base electrode layers 14 are formed on a metal lead, or contact layer, 13 , which is formed on a substrate 12 .
- Base electrode layers 14 include a first seed layer 20 , deposited on metal lead 13 , a template layer 22 , a layer of antiferromagnetic pinning structure 24 , and a fixed ferromagnetic layer 26 formed on and exchange coupled with the underlying antiferromagnetic pinning structure 24 .
- Ferromagnetic layer 26 is described as fixed, or pinned, in that its magnetic moment is prevented from rotation in the presence of an applied magnetic field up to a certain strength.
- Ferromagnetic layer 26 is typically formed of alloys of one or more of the following: nickel (Ni), iron (Fe), and cobalt (Co) and includes a top surface.
- Top electrode stack 18 includes a free ferromagnetic layer 28 and a protective layer 30 .
- the magnetic moment of the free ferromagnetic layer 28 is not fixed, or pinned, by exchange coupling, and is free to rotate in the presence of a sufficient applied magnetic field.
- Free ferromagnetic layer 28 is typically formed of alloys of one or more of the following: nickel (Ni), iron (Fe), and cobalt (Co). It should be understood that a reversed, or flipped, structure is anticipated by this disclosure. More particularly, it is anticipated that the magnetic element formed by the method disclosed herein can include a top fixed, or pinned layer, and thus described as a resultant top pinned structure.
- FIGS. 2 - 4 illustrated in enlarged cross-sectional views are three embodiments showing the formation of insulating barrier layer 16 . More particularly, illustrated in each drawing is a portion of device 10 . It should be noted that all components of FIG. 1 that are similar to components of the FIGS. 2 - 4 , are designated with similar numbers, having a single prime, double prime, or triple prime added to indicate the different embodiments.
- FIG. 2 illustrated in enlarged cross-sectional view is a structure, generally similar to portion 11 of FIG. 1, illustrating a portion of a thin film structure, referenced 11 ′. Similar to the structure described with regard to FIG.
- this structure includes a first electrode 14 ′, a second electrode 18 ′ and an insulating barrier layer 16 ′.
- insulating barrier layer 16 ′ formed having a central aspect 15 ′ with a central thickness of d c and two opposed edges, referenced 17 ′, with edge thicknesses of d e which is lesser than thickness d c .
- barrier layer 16 ′ is formed by depositing a layer of aluminum (Al) (not shown) onto first electrode 14 ′. During the deposition process, the layer has included a variation in thickness across the wafer. As illustrated in FIG.
- the layer of aluminum has a thickness variation whereby the central most aspect 15 ′ of the wafer is thicker in relation to the outer edges 17 ′.
- An axially symmetric thickness profile of this kind is typical of films deposited onto a rotating substrate. This difference in thickness, results in a variance in resistance across the wafer, once the layer is oxidized to form resultant oxidized layer 16 ′.
- FIG. 3 illustrated is a portion 11 ′′ of a device, generally similar to the embodiment described with reference to FIG. 2, except in this particular embodiment a central most aspect 15 ′′ of oxidized layer 16 ′′, having a thickness of d c , is the thinnest and the outer edges 17 ′′ of layer 16 ′′, having a thickness d e , are the thicker. As previously stated, this difference in thickness, results in a variance in resistance across the wafer once the deposited metal layer is oxidized to form resultant oxidized layer 16 ′′.
- FIG. 4 illustrated is a portion 11 ′′′ of a device, generally similar to the embodiment described with reference to FIGS. 2 and 3, except in this particular embodiment, layer 16 ′′′ is formed having a wedge-shaped formation across the wafer. More particularly, the thinnest aspect of layer 16 ′′′ is formed at one edge 19 of the wafer, and the thickest aspect of layer 16 ′′′ is formed at an opposed edge 23 . This type of fabrication is typically found where shutter motion during deposition produces a thickness variation across the wafer from edge 19 to opposed edge 23 . As previously stated, this difference in thickness, results in a variance in resistance across the wafer, once the deposited metal layer is oxidized to form resultant oxidized layer 16 ′′′.
- the method of fabricating device 10 includes the steps of providing 40 substrate 12 , and depositing 42 on an uppermost surface of substrate 12 , metal lead 13 .
- Metal lead 13 is deposited utilizing standard deposition techniques well known in the art.
- first electrode 14 is formed by depositing 44 seed layer 20 , template layer 22 , antiferromagnetic pinning structure layer 24 , and fixed ferromagnetic layer 26 on an uppermost surface of metal lead 13 utilizing standard deposition techniques well known in the art.
- a layer of metal 21 is deposited 46 on first electrode 14 utilizing sputtering techniques well known in the art.
- metal layer 21 is axially symmetric over the wafer area, as illustrated in FIGS. 2 and 3, or non-axially symmetric over the wafer area, as illustrated in FIG. 4. If axial symmetry exists, then layer 21 is oxidized utilizing an axially symmetric method, such as by using an axial symmetric flux profile 50 , a rotating wafer technique 52 , or a rotating shutter technique 54 to form oxidized insulating layer 16 .
- Ion sources typically produce beams with axially symmetric current distributions.
- the thickness across metal layer 21 is compensated for by choosing an appropriate hole pattern in the grids utilized in an ion beam source. In the instance where the thickness of metal layer 21 is greatest in the central most aspect, as illustrated in FIG. 2, then the grids are chosen to allow for a greater beam current density toward the edges. In this instance, the oxidized film becomes more oxygen rich with increasing radius to compensate for the thickness variation.
- the result is a barrier, more particularly oxidized layer 16 , with a small variation in thickness which is compensated for by a variation in the composition, or stoichiometry, of the oxidized aluminum 16 , or other oxidized metal, to provide for a uniform resistance-area product.
- a variation to compensate for a greater thickness toward the edges 17 ′′, as illustrated in FIG. 3, is anticipated by this disclosure.
- grid choice would allow for a greater beam current in the central most aspect 15 ′′, thereby causing the central aspect 15 ′′ to become more oxygen rich than the edges 17 ′′, and thus compensating for the thickness variation.
- layer of metal 21 deposited on the first electrode is exposed to a low energy oxygen ion beam ( ⁇ 200 eV) and oxidized.
- This oxidation of layer 21 provides for the formation of a thin insulating tunneling layer 16 of aluminum oxide.
- insulating layer 16 can be formed by exposing the metal to a nitrogen beam, thereby forming, for example, aluminum nitride.
- the ion beam voltage and current determine the oxidation rate.
- the profile of the ion beam can be adjusted to achieve the desired uniformity of oxidation of metal layer 21 .
- the uniformity of the resultant layer 16 can be fine-tuned by adjusting the profile of the beam with the series of grids, dependent upon grid design.
- a larger diameter hole or a higher density of holes can be used to increase the beam current density in areas as desired.
- the grids are formed to provide for compensation in metal layer 21 thickness variations.
- the grids can be formed to allow for greater oxidation of layer 21 about the perimeter where the thickness is less. This provides for a greater flux of oxygen, thus greater oxidation of this perimeter aspect and uniformity of resistance across the resultant insulating layer 16 .
- An alternative method to address the thickness variation in an axially symmetric structure is with plasma oxidation.
- the aluminum thickness profile and plasma density profile are adjusted to offset each other.
- the result is a barrier, or insulating tunneling layer, with a small variation in thickness which is compensated for by a variation in the composition of the oxidized aluminum to provide for a uniform resistance-area product.
- the plasma geometry is adjusted to allow for higher plasma density across the thinnest aspect of metal layer 21 .
- the plasma geometry can be adjusted in several ways, including; (a) arrangement of the electrodes or coils that excite the plasma, (b) placement of baffles or slits between the plasma and the substrate, or (c) electrodes that direct the ions in the plasma.
- the plasma density is adjusted to allow for a higher plasma density about the edges 17 ′′, thus edge heavy oxidation.
- the plasma density is adjusted to allow for a higher plasma density at a central aspect 15 ′′, thus center heavy oxidation. This adjustment of the plasma density provides for a resultant change in the stoichiometry of oxidized layer 16 ′′, without a physical correction in layer thickness.
- layer 21 has some thickness gradient that does not have axial symmetry, as illustrated in FIG. 4, metal layer 21 is oxidized with an opposed shutter motion 56 that produces a longer exposure for the thinner areas of layer 21 , or a substrate sweeping motion 58 thereby achieving a resultant graded stoichiometry across oxidized layer 16 , and uniform resistance.
- a second electrode 18 is formed 60 on oxidized layer 16 .
- sputtering of a metal material onto first electrode 14 is typically done within a chamber.
- the chamber is of the type typically used in the art and is under a vacuum pressure.
- the vacuum chamber has located within, a sputtering tool for deposition of the plurality of thin film layers.
- substrate 12 having formed thereon first electrode 14 is positioned within the chamber to allow for the sputtering of a metal film 21 upon the surface of substrate 12 , more particularly first electrode 14 .
- Metal layer 21 is typically formed between 5-15 ⁇ thick.
- the substrate 12 having formed thereon the plurality of thin films is positioned to allow for the exposing of metal film 21 to achieve oxidation, dependent upon the existence of axial, or non-axial, symmetry. It should be understood that while this method of fabricating a thin, uniform insulating layer 16 is described with reference to the fabrication of a magnetic element 10 , it is anticipated that it can be used in all instances where the fabrication of a thin insulating layer with uniform properties is desired in a multi-layer thin film structure.
- an insulating tunneling layer having a graded stoichiometry across the layer and thus uniform resistance across the layer and a method of fabricating the layer is described that provides for a more manufacturable device and process of making the device, while remaining cost effective.
- this technique can be utilized during the fabrication of MRAM bits and magnetic field sensors as in hard disk heads.
- the technique can be utilized during the fabrication of any multi-layer thin film structure which includes thin insulating layers such as those found in x-ray of EUV mirrors. Accordingly, such instances are intended to be covered by this disclosure
Abstract
Description
- The present invention relates to a multi-layer thin film device including an insulating layer, and more particularly to the inclusion of a graded-stoichiometry insulating layer.
- Typically, a magnetic element, such as a magnetic memory element, includes a multi-layer thin film structure including ferromagnetic layers separated by a non-magnetic layer, hereinafter referred to as an insulating tunnel barrier, or barrier, layer. Information is stored in the magnetic layers as directions of magnetization vectors. Magnetic vectors in one magnetic layer, for instance, are magnetically fixed or pinned, while the magnetization direction of the other magnetic layer is free to switch in an applied field between the same and opposite directions that are called “parallel” and “antiparallel” states, respectively. In response to parallel and antiparallel states, the magnetic memory element represents two different resistances. The resistance has minimum and maximum values when the magnetization vectors of the two magnetic layers point in substantially the same and opposite directions, respectively. Accordingly, a detection of change in resistance allows a device, such as an MRAM device, to provide information stored in the magnetic memory element. The difference between the minimum and maximum resistance values, divided by the minimum resistance is known as the magnetoresistance ratio (MR).
- Thin film structures of this type, more particularly magnetic tunnel junction elements, structurally include very thin layers, some of which are tens of angstroms thick. Of present concern is the fabrication of the insulating tunnel barrier, or barrier, layer formed between the ferromagnetic layers. The junction resistance varies approximately exponentially with the thickness of the barrier layer. This strong dependence on thickness makes it very difficult to produce devices with nearly the same resistance over typical substrate sizes used in manufacturing.
- There are currently four common methods for forming insulating tunnel barrier layers made of aluminum oxide: a) natural oxidation of aluminum (Al) metal; b) ultraviolet (UV) assisted oxidation of aluminum (Al) metal; c) plasma oxidation of aluminum (Al) metal; and d) reactive sputtering of aluminum oxide. It should be understood that while aluminum oxide is disclosed as forming the insulative tunnel barrier, other materials which include insulative properties are anticipated by this disclosure, including, aluminum nitride, tantalum oxide, tantalum nitride, or the like.
- The oldest method of forming an insulating tunnel barrier layer is through natural oxidation. Initially a layer of metal, such as aluminum (Al), is deposited on an electrode which is on some type of substrate. The aluminum is exposed to oxygen or air for a period of time, typically a number of hours. This exposure to oxygen or air causes the aluminum to oxidize and form an aluminum oxide layer. Subsequently the tunnel junction structure is completed by forming on top of the insulating layer the remaining electrode, ferromagnetic layers, or the like, dependent upon the type of device being formed.
- One problem that exists with this type of device is that the initial depositing of the metal, here aluminum (Al), is non-uniform in thickness, and accordingly resultant differences in tunneling resistance across the layer occur. In addition, this method has been found to be very slow and there is limited flexibility in controlling the resistance of the formed insulating layer. As a result the resistance tends to be very low. Natural oxidation assisted by exposure to ultraviolet light is faster and potentially more controllable.
- An alternative method for forming an insulating tunnel barrier layer, or insulating layer, is through plasma oxidation. During this process, aluminum is deposited onto a substrate and is subsequently oxidized with oxygen plasma, such as from an oxygen glow discharge, similar to neon plasma in a neon light. In general, this type of technique is hard to control and does not render a uniform thickness, thus resistance, across the substrate due to the lack of control exhibited over the oxygen discharge. Alternatively, an oxygen plasma source is utilized to oxidize the aluminum. This method provides for the control of resistance over a wide range and typically high magneto-resistance values are achieved. This method is generally similar to the previously described method utilizing a plasma discharge, yet more control can be exercised.
- Yet another alternative method for forming an insulating tunnel barrier layer is reactive sputtering. During this process, aluminum is deposited, utilizing reactive sputtering, onto a substrate surface in an oxygen atmosphere. The aluminum reacts with the oxygen enclosed within the vacuum chamber to form aluminum oxide. Typically, results tend to exhibit high resistance and the end product is not uniform in thickness across the substrate leading to variations in resistance levels.
- Other, less common, methods of producing insulating layers have been reported. A method similar to the plasma oxidation method is the oxygen beam method, deposition of an aluminum layer followed by exposure to an oxygen beam. The beam can be, for example, a low-energy oxygen ion beam or a low-energy atomic oxygen beam. A technique similar to reactive sputtering is sputter deposition from a compound target. This can be used with or without the addition of extra oxygen into the sputtering ambient, with or without an oxygen ion assist beam, or with or without an extra oxidation step after deposition.
- Generally, while these four methods have been found to be useful for the fabrication of tunnel barrier insulating layers, uniformity of junction resistance over large wafer sizes used in semiconductor manufacturing, 150 mm to 300 mm diameter, has not been demonstrated. The resistance of the MTJ material, usually expressed as the resistance-area product (RA), has been shown to vary exponentially with both the metal layer thickness and oxidation dose for thickness and dose values that produce high MR. For example, a variation in aluminum thickness of only 5% can result in a variation in RA of over 30%. This strong dependence on the thickness and oxidation dose makes it very difficult to obtain high uniformity of RA. However, by adjusting the aluminum thickness profile and oxidation profile to offset each other, a resultant barrier layer with a small variation in thickness which is compensated for by a variation in the composition of the material provides for a uniform RA over the area of a substrate.
- Accordingly, it is an object of the present invention to provide for a multi-layer thin film structure that includes an insulating layer having graded stoichiometry to compensate for the thickness profile and produce a uniform tunneling resistance across the insulating layer, more particularly, across the entire wafer structure as fabricated.
- It is another object of the present invention to provide for a graded-stoichiometry insulating layer and method of fabricating the layer, for use in multi-layer thin film structures.
- It is yet another purpose of the present invention to provide for a graded-stoichiometry insulating layer and method of fabricating the layer that includes precise control of the stoichiometry of the resultant layer, thus uniformity of device resistance across the substrate area.
- It is another purpose of the present invention to provide for a graded-stoichiometry insulating layer and method of fabricating the layer that provides for uniformity of the resistance-area product in tunnel junction material.
- It is still another purpose of the present invention to provide for a graded-stoichiometry insulating layer and method of fabricating the layer that includes the control of the lateral profile of the oxidation process, thus resistance of the resultant insulating tunnel barrier layer.
- It is still a further purpose of the present invention to provide for a laterally-graded-stoichiometry insulating layer and method of fabricating the layer that is amenable to high throughput manufacturing.
- These needs and others are substantially met through provision of a multi-layer thin film structure including a graded-stoichiometry insulating layer and a method of fabricating a multi-layer thin film structure including a graded-stoichiometry insulating layer. The structure includes a substrate, a first electrode, a second electrode, and a graded-stoichiometry insulating, or barrier, layer formed between the first electrode and the second electrode. The insulating layer includes laterally graded stoichiometry to compensate for its thickness profile and thereby produce uniform tunneling barrier resistance across the structure. In addition, disclosed is a method of fabricating a multi-layer thin film structure including a graded-stoichiometry insulating layer including the steps of providing a substrate, depositing a first electrode on the substrate, depositing a metal layer on a surface of the first electrode, causing the metal layer to react to form a insulating layer with uniform RA by grading the stoichiometry of the metal layer, and depositing a second electrode on the uniform insulating layer.
- FIG. 1 illustrates a cross-sectional view of a first embodiment of a complete multi-layer thin film structure formed according to the method of the present invention;
- FIG. 2 illustrates an enlarged cross-sectional view of a graded-stoichiometry barrier layer, formed according to the present invention;
- FIG. 3 illustrates an enlarged cross-sectional view of a graded-stoichiometry barrier layer, formed according to the present invention;
- FIG. 4 illustrates an enlarged cross-sectional view of a graded-stoichiometry barrier layer, formed according to the present invention; and
- FIG. 5 illustrates in a flow chart diagram, the method of forming a graded-stoichiometry insulating layer according to the present invention.
- During the course of this description, like numbers are used to identify like elements according to the different figures that illustrate the invention. Accordingly, FIG. 1 illustrates in cross-sectional view a first embodiment of a multi-layer thin film structure, more particularly a magnetic element, formed according to the method of the present invention. More specifically, illustrated in FIG. 1, is a fully patterned magnetic element structure, generally referenced10.
Structure 10 includes asubstrate 12, a baseelectrode multilayer stack 14, an insulating spacer, or barrier layer, 16 including oxidized aluminum, and a topelectrode multilayer stack 18. Baseelectrode multilayer stack 14 and topelectrode multilayer stack 18 include ferromagnetic layers. Base electrode layers 14 are formed on a metal lead, or contact layer, 13, which is formed on asubstrate 12. Base electrode layers 14 include afirst seed layer 20, deposited onmetal lead 13, atemplate layer 22, a layer of antiferromagnetic pinningstructure 24, and a fixedferromagnetic layer 26 formed on and exchange coupled with the underlyingantiferromagnetic pinning structure 24.Ferromagnetic layer 26 is described as fixed, or pinned, in that its magnetic moment is prevented from rotation in the presence of an applied magnetic field up to a certain strength.Ferromagnetic layer 26 is typically formed of alloys of one or more of the following: nickel (Ni), iron (Fe), and cobalt (Co) and includes a top surface.Top electrode stack 18 includes a freeferromagnetic layer 28 and aprotective layer 30. The magnetic moment of the freeferromagnetic layer 28 is not fixed, or pinned, by exchange coupling, and is free to rotate in the presence of a sufficient applied magnetic field. Freeferromagnetic layer 28 is typically formed of alloys of one or more of the following: nickel (Ni), iron (Fe), and cobalt (Co). It should be understood that a reversed, or flipped, structure is anticipated by this disclosure. More particularly, it is anticipated that the magnetic element formed by the method disclosed herein can include a top fixed, or pinned layer, and thus described as a resultant top pinned structure. - Referring now to FIGS.2-4, illustrated in enlarged cross-sectional views are three embodiments showing the formation of insulating
barrier layer 16. More particularly, illustrated in each drawing is a portion ofdevice 10. It should be noted that all components of FIG. 1 that are similar to components of the FIGS. 2-4, are designated with similar numbers, having a single prime, double prime, or triple prime added to indicate the different embodiments. Referring now to FIG. 2, illustrated in enlarged cross-sectional view is a structure, generally similar toportion 11 of FIG. 1, illustrating a portion of a thin film structure, referenced 11′. Similar to the structure described with regard to FIG. 1, this structure includes afirst electrode 14′, asecond electrode 18′ and an insulatingbarrier layer 16′. In this first embodiment, shown is insulatingbarrier layer 16′ formed having acentral aspect 15′ with a central thickness of dc and two opposed edges, referenced 17′, with edge thicknesses of de which is lesser than thickness dc. As disclosed, in this particular embodiment,barrier layer 16′ is formed by depositing a layer of aluminum (Al) (not shown) ontofirst electrode 14′. During the deposition process, the layer has included a variation in thickness across the wafer. As illustrated in FIG. 2, the layer of aluminum has a thickness variation whereby the centralmost aspect 15′ of the wafer is thicker in relation to theouter edges 17′. An axially symmetric thickness profile of this kind is typical of films deposited onto a rotating substrate. This difference in thickness, results in a variance in resistance across the wafer, once the layer is oxidized to form resultant oxidizedlayer 16′. - Referring now to FIG. 3, illustrated is a
portion 11″ of a device, generally similar to the embodiment described with reference to FIG. 2, except in this particular embodiment a centralmost aspect 15″ of oxidizedlayer 16″, having a thickness of dc, is the thinnest and theouter edges 17″ oflayer 16″, having a thickness de, are the thicker. As previously stated, this difference in thickness, results in a variance in resistance across the wafer once the deposited metal layer is oxidized to form resultant oxidizedlayer 16″. - Referring now to FIG. 4, illustrated is a
portion 11′″ of a device, generally similar to the embodiment described with reference to FIGS. 2 and 3, except in this particular embodiment,layer 16′″ is formed having a wedge-shaped formation across the wafer. More particularly, the thinnest aspect oflayer 16′″ is formed at oneedge 19 of the wafer, and the thickest aspect oflayer 16′″ is formed at anopposed edge 23. This type of fabrication is typically found where shutter motion during deposition produces a thickness variation across the wafer fromedge 19 to opposededge 23. As previously stated, this difference in thickness, results in a variance in resistance across the wafer, once the deposited metal layer is oxidized to form resultant oxidizedlayer 16′″. - As illustrated in FIG. 5, by flow chart diagram, the method of fabricating
device 10 includes the steps of providing 40substrate 12, and depositing 42 on an uppermost surface ofsubstrate 12,metal lead 13.Metal lead 13 is deposited utilizing standard deposition techniques well known in the art. Next,first electrode 14 is formed by depositing 44seed layer 20,template layer 22, antiferromagnetic pinningstructure layer 24, and fixedferromagnetic layer 26 on an uppermost surface ofmetal lead 13 utilizing standard deposition techniques well known in the art. Next, a layer of metal 21 is deposited 46 onfirst electrode 14 utilizing sputtering techniques well known in the art. Next, it must be determined 48 if metal layer 21 is axially symmetric over the wafer area, as illustrated in FIGS. 2 and 3, or non-axially symmetric over the wafer area, as illustrated in FIG. 4. If axial symmetry exists, then layer 21 is oxidized utilizing an axially symmetric method, such as by using an axialsymmetric flux profile 50, arotating wafer technique 52, or arotating shutter technique 54 to form oxidized insulatinglayer 16. - Ion sources typically produce beams with axially symmetric current distributions. During ion beam oxidation, the thickness across metal layer21 is compensated for by choosing an appropriate hole pattern in the grids utilized in an ion beam source. In the instance where the thickness of metal layer 21 is greatest in the central most aspect, as illustrated in FIG. 2, then the grids are chosen to allow for a greater beam current density toward the edges. In this instance, the oxidized film becomes more oxygen rich with increasing radius to compensate for the thickness variation. The result is a barrier, more particularly oxidized
layer 16, with a small variation in thickness which is compensated for by a variation in the composition, or stoichiometry, of the oxidizedaluminum 16, or other oxidized metal, to provide for a uniform resistance-area product. It should be understood that a variation to compensate for a greater thickness toward theedges 17″, as illustrated in FIG. 3, is anticipated by this disclosure. In this instance, grid choice would allow for a greater beam current in the centralmost aspect 15″, thereby causing thecentral aspect 15″ to become more oxygen rich than theedges 17″, and thus compensating for the thickness variation. During ion beam exposure, layer of metal 21, deposited on the first electrode is exposed to a low energy oxygen ion beam (<200 eV) and oxidized. This oxidation of layer 21 provides for the formation of a thininsulating tunneling layer 16 of aluminum oxide. It should be understood that insulatinglayer 16 can be formed by exposing the metal to a nitrogen beam, thereby forming, for example, aluminum nitride. During operation, the ion beam voltage and current determine the oxidation rate. The profile of the ion beam can be adjusted to achieve the desired uniformity of oxidation of metal layer 21. As previously stated, the uniformity of theresultant layer 16 can be fine-tuned by adjusting the profile of the beam with the series of grids, dependent upon grid design. A larger diameter hole or a higher density of holes can be used to increase the beam current density in areas as desired. The grids are formed to provide for compensation in metal layer 21 thickness variations. For example, the grids can be formed to allow for greater oxidation of layer 21 about the perimeter where the thickness is less. This provides for a greater flux of oxygen, thus greater oxidation of this perimeter aspect and uniformity of resistance across the resultant insulatinglayer 16. - An alternative method to address the thickness variation in an axially symmetric structure is with plasma oxidation. In this instance, the aluminum thickness profile and plasma density profile are adjusted to offset each other. The result is a barrier, or insulating tunneling layer, with a small variation in thickness which is compensated for by a variation in the composition of the oxidized aluminum to provide for a uniform resistance-area product. During plasma oxidation, the plasma geometry is adjusted to allow for higher plasma density across the thinnest aspect of metal layer21. The plasma geometry can be adjusted in several ways, including; (a) arrangement of the electrodes or coils that excite the plasma, (b) placement of baffles or slits between the plasma and the substrate, or (c) electrodes that direct the ions in the plasma.
- Accordingly, for a device structure similar to that illustrated in FIG. 2, having the thickest aspect in a
central portion 15″, the plasma density is adjusted to allow for a higher plasma density about theedges 17″, thus edge heavy oxidation. Where the thickest aspect of the metal layer is about theedges 17″, the plasma density is adjusted to allow for a higher plasma density at acentral aspect 15″, thus center heavy oxidation. This adjustment of the plasma density provides for a resultant change in the stoichiometry of oxidizedlayer 16″, without a physical correction in layer thickness. - Other techniques with axial symmetry, such as UV assisted oxidation with optics that produce an axially symmetric light intensity profile, also can be used to produce the necessary graded stoichiometry. While undergoing oxidation by any technique, three typical techniques are used: the flux profile may be axial symmetric with or without the need for rotating the substrate, the wafer may be rotated with or without an axial symmetric source, or a shutter may be rotated between the source and the wafer with or without an axial symmetric source to ensure that the average oxidation profile is axially symmetric.
- Finally, where axial symmetry does not exist, more specifically, layer21 has some thickness gradient that does not have axial symmetry, as illustrated in FIG. 4, metal layer 21 is oxidized with an
opposed shutter motion 56 that produces a longer exposure for the thinner areas of layer 21, or asubstrate sweeping motion 58 thereby achieving a resultant graded stoichiometry across oxidizedlayer 16, and uniform resistance. Once proper oxidation of layer 21, with resultant oxidizedlayer 16, asecond electrode 18 is formed 60 on oxidizedlayer 16. - During fabrication of insulating
layer 16, sputtering of a metal material ontofirst electrode 14 is typically done within a chamber. The chamber is of the type typically used in the art and is under a vacuum pressure. The vacuum chamber has located within, a sputtering tool for deposition of the plurality of thin film layers. During fabrication ofdevice 10,substrate 12, having formed thereonfirst electrode 14 is positioned within the chamber to allow for the sputtering of a metal film 21 upon the surface ofsubstrate 12, more particularlyfirst electrode 14. Metal layer 21 is typically formed between 5-15 Å thick. Once the sputtering of metal film 21 is complete, thesubstrate 12 having formed thereon the plurality of thin films, is positioned to allow for the exposing of metal film 21 to achieve oxidation, dependent upon the existence of axial, or non-axial, symmetry. It should be understood that while this method of fabricating a thin, uniform insulatinglayer 16 is described with reference to the fabrication of amagnetic element 10, it is anticipated that it can be used in all instances where the fabrication of a thin insulating layer with uniform properties is desired in a multi-layer thin film structure. - Thus, an insulating tunneling layer, having a graded stoichiometry across the layer and thus uniform resistance across the layer and a method of fabricating the layer is described that provides for a more manufacturable device and process of making the device, while remaining cost effective. As disclosed, this technique can be utilized during the fabrication of MRAM bits and magnetic field sensors as in hard disk heads. In addition, the technique can be utilized during the fabrication of any multi-layer thin film structure which includes thin insulating layers such as those found in x-ray of EUV mirrors. Accordingly, such instances are intended to be covered by this disclosure
Claims (24)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/894,368 US6395595B2 (en) | 2000-03-22 | 2001-06-27 | Multi-layer tunneling device with a graded stoichiometry insulating layer |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/532,572 US6281538B1 (en) | 2000-03-22 | 2000-03-22 | Multi-layer tunneling device with a graded stoichiometry insulating layer |
US09/894,368 US6395595B2 (en) | 2000-03-22 | 2001-06-27 | Multi-layer tunneling device with a graded stoichiometry insulating layer |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/532,572 Division US6281538B1 (en) | 2000-03-22 | 2000-03-22 | Multi-layer tunneling device with a graded stoichiometry insulating layer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010036699A1 true US20010036699A1 (en) | 2001-11-01 |
US6395595B2 US6395595B2 (en) | 2002-05-28 |
Family
ID=24122326
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/532,572 Expired - Fee Related US6281538B1 (en) | 2000-03-22 | 2000-03-22 | Multi-layer tunneling device with a graded stoichiometry insulating layer |
US09/894,368 Expired - Lifetime US6395595B2 (en) | 2000-03-22 | 2001-06-27 | Multi-layer tunneling device with a graded stoichiometry insulating layer |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/532,572 Expired - Fee Related US6281538B1 (en) | 2000-03-22 | 2000-03-22 | Multi-layer tunneling device with a graded stoichiometry insulating layer |
Country Status (8)
Country | Link |
---|---|
US (2) | US6281538B1 (en) |
EP (1) | EP1269491B1 (en) |
JP (1) | JP4938953B2 (en) |
KR (1) | KR100822653B1 (en) |
AU (1) | AU2001249306A1 (en) |
DE (1) | DE60134540D1 (en) |
TW (1) | TW493279B (en) |
WO (1) | WO2001071734A2 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6429497B1 (en) * | 2000-11-18 | 2002-08-06 | Hewlett-Packard Company | Method for improving breakdown voltage in magnetic tunnel junctions |
US20030137871A1 (en) * | 2001-08-28 | 2003-07-24 | Micron Technology, Inc. | Three terminal magnetic random access memory |
US6724652B2 (en) | 2002-05-02 | 2004-04-20 | Micron Technology, Inc. | Low remanence flux concentrator for MRAM devices |
US20040160810A1 (en) * | 2003-02-18 | 2004-08-19 | Micron Technology, Inc. | Diffusion barrier for improving the thermal stability of MRAM devices |
US20040175847A1 (en) * | 2003-03-05 | 2004-09-09 | Fricke Peter J. | Buried magnetic tunnel-junction memory cell and methods |
US6841395B2 (en) | 2002-11-25 | 2005-01-11 | International Business Machines Corporation | Method of forming a barrier layer of a tunneling magnetoresistive sensor |
US20050146912A1 (en) * | 2003-12-29 | 2005-07-07 | Deak James G. | Magnetic memory having synthetic antiferromagnetic pinned layer |
US20060042929A1 (en) * | 2004-08-26 | 2006-03-02 | Daniele Mauri | Method for reactive sputter deposition of an ultra-thin metal oxide film |
US20060042930A1 (en) * | 2004-08-26 | 2006-03-02 | Daniele Mauri | Method for reactive sputter deposition of a magnesium oxide (MgO) tunnel barrier in a magnetic tunnel junction |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001006126A (en) * | 1999-06-17 | 2001-01-12 | Nec Corp | Magneto-resistance effect head, magneto-resistance detection system incorporating the same, and magnetic storage system incorporating the same |
US6281538B1 (en) * | 2000-03-22 | 2001-08-28 | Motorola, Inc. | Multi-layer tunneling device with a graded stoichiometry insulating layer |
TW504713B (en) * | 2000-04-28 | 2002-10-01 | Motorola Inc | Magnetic element with insulating veils and fabricating method thereof |
US6655006B2 (en) * | 2001-06-28 | 2003-12-02 | International Business Machines Corporation | Method of making a tunnel junction sensor with a smooth interface between a pinned or free layer and a barrier layer |
US6747301B1 (en) | 2002-02-06 | 2004-06-08 | Western Digital (Fremont), Inc. | Spin dependent tunneling barriers formed with a magnetic alloy |
JP4382333B2 (en) * | 2002-03-28 | 2009-12-09 | 株式会社東芝 | Magnetoresistive element, magnetic head, and magnetic reproducing apparatus |
KR100492482B1 (en) | 2002-09-04 | 2005-06-03 | 한국과학기술연구원 | Room temperature ferromagnetic semiconductor grown by plasma enhanced molecular beam epitaxy and ferromagnetic semiconductor based device |
US6828260B2 (en) * | 2002-10-29 | 2004-12-07 | Hewlett-Packard Development Company, L.P. | Ultra-violet treatment of a tunnel barrier layer through an overlayer a tunnel junction device |
JP4008857B2 (en) * | 2003-03-24 | 2007-11-14 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
US7645618B2 (en) * | 2004-09-09 | 2010-01-12 | Tegal Corporation | Dry etch stop process for eliminating electrical shorting in MRAM device structures |
US20070052107A1 (en) * | 2005-09-05 | 2007-03-08 | Cheng-Ming Weng | Multi-layered structure and fabricating method thereof and dual damascene structure, interconnect structure and capacitor |
WO2007109117A2 (en) * | 2006-03-16 | 2007-09-27 | Tegal Corporation | Dry etch stop process for eliminating electrical shorting in mram device structures |
KR101811315B1 (en) * | 2011-05-24 | 2017-12-27 | 삼성전자주식회사 | Magnetic memory devices and methods of fabricating the same |
US9859470B2 (en) * | 2016-03-10 | 2018-01-02 | Epistar Corporation | Light-emitting device with adjusting element |
US10614840B1 (en) * | 2017-07-11 | 2020-04-07 | Seagate Technology Llc | Reader with shape optimized for higher SNR |
KR102406277B1 (en) * | 2017-10-25 | 2022-06-08 | 삼성전자주식회사 | Magnetoresistive random access device and method of manufacturing the same |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4351712A (en) | 1980-12-10 | 1982-09-28 | International Business Machines Corporation | Low energy ion beam oxidation process |
EP0490327B1 (en) * | 1990-12-10 | 1994-12-28 | Hitachi, Ltd. | Multilayer which shows magnetoresistive effect and magnetoresistive element using the same |
JPH0896328A (en) * | 1994-09-22 | 1996-04-12 | Sumitomo Metal Ind Ltd | Magnetoresistive effect thin film magnetic head and its production |
US6045671A (en) * | 1994-10-18 | 2000-04-04 | Symyx Technologies, Inc. | Systems and methods for the combinatorial synthesis of novel materials |
US6004654A (en) * | 1995-02-01 | 1999-12-21 | Tdk Corporation | Magnetic multilayer film, magnetoresistance element, and method for preparing magnetoresistance element |
US5635765A (en) * | 1996-02-26 | 1997-06-03 | Cypress Semiconductor Corporation | Multi-layer gate structure |
JP2871670B1 (en) * | 1997-03-26 | 1999-03-17 | 富士通株式会社 | Ferromagnetic tunnel junction magnetic sensor, method of manufacturing the same, magnetic head, and magnetic recording / reproducing device |
US5985365A (en) * | 1997-10-17 | 1999-11-16 | Galvanizing Services Co., Inc. | Method and automated apparatus for galvanizing threaded rods |
US6188549B1 (en) * | 1997-12-10 | 2001-02-13 | Read-Rite Corporation | Magnetoresistive read/write head with high-performance gap layers |
JP3646508B2 (en) * | 1998-03-18 | 2005-05-11 | 株式会社日立製作所 | Tunnel magnetoresistive element, magnetic sensor and magnetic head using the same |
JPH11328628A (en) * | 1998-05-15 | 1999-11-30 | Sony Corp | Sputtering apparatus, sputtering method and method for forming spin valve film |
US6452892B1 (en) * | 1998-06-22 | 2002-09-17 | Sony Corporation | Magnetic tunnel device, method of manufacture thereof, and magnetic head |
JP4614212B2 (en) * | 1998-07-17 | 2011-01-19 | ヤマハ株式会社 | Manufacturing method of magnetic tunnel junction element |
JP2000150984A (en) * | 1998-11-13 | 2000-05-30 | Yamaha Corp | Magnetic tunnel element using ozone-oxidized insulating film |
JP3472207B2 (en) * | 1999-09-09 | 2003-12-02 | 株式会社東芝 | Method of manufacturing magnetoresistive element |
US6281538B1 (en) * | 2000-03-22 | 2001-08-28 | Motorola, Inc. | Multi-layer tunneling device with a graded stoichiometry insulating layer |
-
2000
- 2000-03-22 US US09/532,572 patent/US6281538B1/en not_active Expired - Fee Related
-
2001
- 2001-03-21 AU AU2001249306A patent/AU2001249306A1/en not_active Abandoned
- 2001-03-21 EP EP01922513A patent/EP1269491B1/en not_active Expired - Lifetime
- 2001-03-21 WO PCT/US2001/008987 patent/WO2001071734A2/en active Application Filing
- 2001-03-21 TW TW090106537A patent/TW493279B/en not_active IP Right Cessation
- 2001-03-21 JP JP2001569831A patent/JP4938953B2/en not_active Expired - Fee Related
- 2001-03-21 KR KR1020027012462A patent/KR100822653B1/en not_active IP Right Cessation
- 2001-03-21 DE DE60134540T patent/DE60134540D1/en not_active Expired - Lifetime
- 2001-06-27 US US09/894,368 patent/US6395595B2/en not_active Expired - Lifetime
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6429497B1 (en) * | 2000-11-18 | 2002-08-06 | Hewlett-Packard Company | Method for improving breakdown voltage in magnetic tunnel junctions |
US20030137871A1 (en) * | 2001-08-28 | 2003-07-24 | Micron Technology, Inc. | Three terminal magnetic random access memory |
US6714445B2 (en) | 2001-08-28 | 2004-03-30 | Micron Technology, Inc | Three terminal magnetic random access memory |
US6833278B2 (en) | 2002-05-02 | 2004-12-21 | Micron Technology, Inc. | Low remanence flux concentrator for MRAM devices |
US6724652B2 (en) | 2002-05-02 | 2004-04-20 | Micron Technology, Inc. | Low remanence flux concentrator for MRAM devices |
US7009874B2 (en) | 2002-05-02 | 2006-03-07 | Micron Technology, Inc. | Low remanence flux concentrator for MRAM devices |
US6841395B2 (en) | 2002-11-25 | 2005-01-11 | International Business Machines Corporation | Method of forming a barrier layer of a tunneling magnetoresistive sensor |
US20040160810A1 (en) * | 2003-02-18 | 2004-08-19 | Micron Technology, Inc. | Diffusion barrier for improving the thermal stability of MRAM devices |
US7002228B2 (en) | 2003-02-18 | 2006-02-21 | Micron Technology, Inc. | Diffusion barrier for improving the thermal stability of MRAM devices |
US6818549B2 (en) | 2003-03-05 | 2004-11-16 | Hewlett-Packard Development Company, L.P. | Buried magnetic tunnel-junction memory cell and methods |
US20040175847A1 (en) * | 2003-03-05 | 2004-09-09 | Fricke Peter J. | Buried magnetic tunnel-junction memory cell and methods |
US20050146912A1 (en) * | 2003-12-29 | 2005-07-07 | Deak James G. | Magnetic memory having synthetic antiferromagnetic pinned layer |
US7072209B2 (en) | 2003-12-29 | 2006-07-04 | Micron Technology, Inc. | Magnetic memory having synthetic antiferromagnetic pinned layer |
US20060226458A1 (en) * | 2003-12-29 | 2006-10-12 | Deak James G | Magnetic memory having synthetic antiferromagnetic pinned layer |
US7385842B2 (en) | 2003-12-29 | 2008-06-10 | Micron Technology, Inc. | Magnetic memory having synthetic antiferromagnetic pinned layer |
US20060042929A1 (en) * | 2004-08-26 | 2006-03-02 | Daniele Mauri | Method for reactive sputter deposition of an ultra-thin metal oxide film |
US20060042930A1 (en) * | 2004-08-26 | 2006-03-02 | Daniele Mauri | Method for reactive sputter deposition of a magnesium oxide (MgO) tunnel barrier in a magnetic tunnel junction |
Also Published As
Publication number | Publication date |
---|---|
WO2001071734A2 (en) | 2001-09-27 |
KR20030014371A (en) | 2003-02-17 |
JP2003528456A (en) | 2003-09-24 |
TW493279B (en) | 2002-07-01 |
US6281538B1 (en) | 2001-08-28 |
KR100822653B1 (en) | 2008-04-17 |
DE60134540D1 (en) | 2008-08-07 |
AU2001249306A1 (en) | 2001-10-03 |
EP1269491B1 (en) | 2008-06-25 |
US6395595B2 (en) | 2002-05-28 |
JP4938953B2 (en) | 2012-05-23 |
WO2001071734A3 (en) | 2002-05-16 |
EP1269491A2 (en) | 2003-01-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6395595B2 (en) | Multi-layer tunneling device with a graded stoichiometry insulating layer | |
US11758823B2 (en) | Magnetoresistive stacks and methods therefor | |
US8337676B2 (en) | Low resistance tunneling magnetoresistive sensor with natural oxidized double MgO barrier | |
US7497007B2 (en) | Process of manufacturing a TMR device | |
US7449345B2 (en) | Capping structure for enhancing dR/R of the MTJ device | |
KR100875844B1 (en) | New buffer (seed) layer for fabricating high performance magnetic tunneling junction MRM | |
US8456781B2 (en) | TMR device with novel free layer structure | |
US7098495B2 (en) | Magnetic tunnel junction element structures and methods for fabricating the same | |
US20190131519A1 (en) | Magnetoresistive stacks and methods therefor | |
JP2002319722A (en) | Magnetoresistance effect element and manufacturing method therefor | |
US11004899B2 (en) | Magnetoresistive devices and methods therefor | |
JP4541861B2 (en) | Method for forming Heusler alloy film | |
JP3496215B2 (en) | Manufacturing method of ferromagnetic tunnel junction device | |
US20190305213A1 (en) | Magnetoresistive stacks and methods therefor | |
EP4135059A1 (en) | Magnetoresistive devices and methods therefor | |
US20210343936A1 (en) | Magnetoresistive stack device fabrication methods |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: EVERSPIN TECHNOLOGIES, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:024767/0398 Effective date: 20080605 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: EVERSPIN TECHNOLOGIES, INC., ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:036084/0057 Effective date: 20080606 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 |