US20010026183A1 - Signal processing circuits having a pair of delay locked loop (DLL) circuits for adjusting a duty-cycle of a periodic digital signal and methods of operating same - Google Patents
Signal processing circuits having a pair of delay locked loop (DLL) circuits for adjusting a duty-cycle of a periodic digital signal and methods of operating same Download PDFInfo
- Publication number
- US20010026183A1 US20010026183A1 US09/816,968 US81696801A US2001026183A1 US 20010026183 A1 US20010026183 A1 US 20010026183A1 US 81696801 A US81696801 A US 81696801A US 2001026183 A1 US2001026183 A1 US 2001026183A1
- Authority
- US
- United States
- Prior art keywords
- signal
- response
- output signal
- intermediate output
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
- H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
Definitions
- the present invention relates generally to signal processing circuits and, more particularly, to delay locked loop (DLL) circuits and methods of operating same.
- DLL delay locked loop
- a delay locked loop (DLL) circuit may be used in an integrated circuit device to generate an internal clock signal based on an external clock signal that is provided to the integrated circuit device. Various circuits in the integrated circuit device may then use the internal clock signal.
- the DLL circuit may have a duty-cycle corrector circuit that is electrically connected thereto and adjusts the duty-cycle of the external clock signal to approximately 50%.
- the DLL circuit may derive the internal clock signal from the duty-cycle corrected clock signal.
- FIG. 1 is a block diagram of a conventional DLL circuit and a duty-cycle corrector circuit.
- the duty-cycle corrector circuit 111 is connected in series with the DLL circuit 121 .
- the duty-cycle corrector 111 corrects the duty-cycle of the external clock signal Clk_ext and generates a duty-cycle corrected clock signal Clk_dcc at an output terminal thereof.
- the DLL circuit 121 receives the duty-cycle corrected clock signal Clk_dcc and generates an internal clock signal Clk_int at an output terminal thereof.
- both the duty-cycle corrector circuit 111 and the DLL circuit 121 may introduce jitter into the internal clock signal Clk_int. As shown in FIG.
- the duty-cycle corrector circuit 111 may introduce jitter in the duty-cycle corrected clock signal Clk_dcc as represented by t 1 .
- the DLL circuit 121 may introduce additional jitter into the internal clock signal Clk_int.
- the combined jitter in the internal clock signal Clk_int, which is introduced by the duty-cycle corrector circuit 111 and the DLL circuit 121 is represented by t 2 .
- Conventional integrated circuit devices may include a duty-cycle corrector circuit that is electrically connected in series to the input of a DLL circuit and/or a duty-cycle corrector circuit that is electrically connected in series to the output of a DLL circuit 121 .
- the additional duty-cycle corrector circuit may increase the jitter in the internal clock signal Clk_int.
- the jitter contained in the internal clock signal Clk_int may cause circuits in the integrated circuit device that use the internal clock signal Clk_int to malfunction. Accordingly, there exists a need for improved signal processing circuits that can generate clock signals having reduced jitter.
- a signal processing circuit comprises a first delay locked loop (DLL) circuit that generates a first intermediate output signal in response to an input signal and a phase difference between a leading edge of a reference signal and a leading edge of a feedback signal and a second DLL circuit that generates a second intermediate output signal in response to the input signal and a phase difference between a trailing edge of the reference signal and a trailing edge of the feedback signal.
- DLL delay locked loop
- a mixer circuit may be used to generate an output signal in response to the first and second intermediate output signals.
- the mixer circuit generates a leading edge transition of the output signal in response to a leading edge transition of the first intermediate output signal and the mixer circuit generates a trailing edge transition of the output signal in response to a trailing edge transition of the second intermediate output signal.
- the output signal and the feedback signal may be the same signal or a delay circuit may be used to generate the feedback signal in response to the output signal.
- a duty-cycle corrector circuit may generate the reference signal in response to the input signal.
- the reference signal may have a duty-cycle of approximately 50%
- the reference signal may contain jitter caused by the duty-cycle corrector circuit.
- the first and second intermediate output signals are based on the phase difference between the leading and trailing edges, respectively, of the reference signal and the feedback signal.
- the jitter component in the reference signal typically has a higher frequency than the loop bandwidth of the first and second DLL circuits, the first and second intermediate output signals may be unaffected by jitter in the reference signal. Accordingly, jitter in the output signal may be reduced.
- the mixer circuit may comprise a flip-flop circuit that generates the output signal in response to a set signal and a reset signal, which are generated by first and second logic circuits in response to the first and second intermediate output signals, respectively.
- the first and second DLL circuits may comprise a delay unit that generates a plurality of delay signals corresponding to delayed versions of the input signal.
- the first DLL circuit may further comprise a first phase comparator circuit that determines the phase difference between the leading edge of the reference signal and the leading edge of the feedback signal and a first multiplexer that generates the first intermediate output signal by selecting a first one of the plurality of delay signals in response to the phase difference between the leading edge of the reference signal and the leading edge of the feedback signal.
- a first register may be used to latch the phase difference between the leading edge of the reference signal and the leading edge of the feedback signal so as to provide the phase difference to the first multiplexer.
- the second DLL circuit may further comprise first and second inverters that generate a complementary reference signal and a complementary feedback signal, respectively, a second phase comparator circuit that determines the phase difference between the trailing edge of the reference signal and the trailing edge of the feedback signal, and a second multiplexer that generates the second intermediate output signal by selecting a second one of the plurality of delay signals in response to the phase difference between the trailing edge of the reference signal and the trailing edge of the feedback signal.
- a second register may be used to latch the phase difference between the trailing edge of the reference signal and the trailing edge of the feedback signal so as to provide the phase difference to the second multiplexer.
- the first and second DLL circuits discussed above may be used to generate clock signals in integrated circuit memory devices.
- an input receiver circuit may generate processed data in response to input data and the first and second intermediate output signals.
- a memory cell array may store the processed data therein in response to the first and second intermediate output signals.
- interface logic may be used to couple the processed data from the input receiver circuit to the memory cell array, and an output buffer may be used to generate output data in response to the data stored in the memory cell array and the first and second intermediate output signals.
- embodiments of the present invention may be used to generate a duty-cycle corrected signal from an original signal without introducing jitter from a duty-cycle corrector circuit into the duty-cycle corrected signal.
- the duty-cycle corrected signal may be used to drive other integrated circuit devices and may improve the reliability thereof due to the reduced jitter in the duty-cycle corrected signal.
- FIG. 1 is a block diagram of a conventional delay locked loop (DLL) circuit and a duty-cycle corrector circuit connected in series;
- DLL delay locked loop
- FIG. 2 is a signal timing diagram for signals associated with the conventional DLL circuit and duty-cycle corrector circuit
- FIG. 3 is a block diagram that illustrates signal processing circuits in accordance with embodiments of the present invention.
- FIG. 4 is a block diagram that illustrates DLL circuits in accordance with embodiments of the present invention.
- FIG. 5 is a schematic that illustrates mixer circuits in accordance with embodiments of the present invention.
- FIG. 6 is a signal timing diagram for signals associated with mixer circuits in accordance with embodiments of the present invention.
- FIGS. 7A and 7B are signal timing diagrams for signals associated with signal processing circuits in accordance with embodiments of the present invention.
- FIG. 8 is a block diagram that illustrates integrated circuit memory devices in accordance with embodiments of the present invention.
- FIG. 3 is a block diagram that illustrates signal processing circuits in accordance with embodiments of the present invention.
- a signal processing circuit 300 comprises a duty-cycle corrector circuit 311 and a delay locked loop (DLL) circuit 321 connected in series.
- the DLL circuit 321 comprises a first DLL circuit 331 , a second DLL circuit 332 , a waveform mixer circuit 351 , a compensating delay device 341 , and inverters 361 and 362 , which are configured as shown.
- DLL delay locked loop
- the duty-cycle corrector circuit 311 generates a duty-cycle corrected output signal Clk_dcc by adjusting the duty-cycle of an external clock signal Clk_ext to approximately 50% when the duty-cycle of the external clock signal Clk_ext is shorter or longer than 50%.
- a duty-cycle refers to the portion of time that a periodic signal is in a particular state as compared to the entire period of the signal. For example, as used herein, a duty-cycle that is less than 50% means that the high-voltage interval of the external clock signal Clk_ext is shorter than the low-voltage interval of the external clock signal Clk_ext.
- a duty-cycle that is greater than 50% means that the high-voltage interval of the external clock signal Clk_ext is longer than the low-voltage interval of the external clock signal Clk_ext.
- the clock signal Clk_ext is referred to as an external clock signal because it is provided as an input to the signal processing circuit 300 .
- the DLL circuit 321 generates the internal clock signal Clk_int in response to the external clock signal Clk_ext, the duty-cycle corrected output signal Clk_dcc, and a feedback signal Clk_fb.
- the first and second DLL circuits 331 and 332 are connected in parallel as shown and may be used in conjunction with the other circuits comprising the signal processing circuit 300 to generate the internal clock signal Clk_int with approximately the same period as the external clock signal Clk_ext, but with a duty-cycle of approximately 50%.
- the internal clock signal Clk_int is referred to as an internal clock signal because it is generated as an output signal by the signal processing circuit 300 and may be used to drive other circuits in a device.
- the first and second DLL circuits 331 and 332 When the duty-cycle of the external clock signal Clk_ext is approximately 50%, the first and second DLL circuits 331 and 332 generate respective intermediate output signals Clk_r and Clk_f substantially in phase with one another and with duty-cycles of approximately 50%. When the duty-cycle of the external clock signal Clk_ext is less than 50%, then the first and second DLL circuits 331 and 332 generate the respective intermediate output signals Clk_r and Clk_f with duty-cycles less than 50% and with the phase of the first intermediate output signal Clk_r leading that of the second intermediate output signal Clk_f.
- the first and second DLL circuits 331 and 332 When the duty-cycle of the external clock signal Clk_ext is greater than 50%, then the first and second DLL circuits 331 and 332 generate the respective intermediate output signals Clk_r and Clk_f with duty-cycles greater than 50% and with the phase of the second intermediate output signal Clk_f leading that of the first intermediate output signal Clk_r.
- the first DLL circuit 331 generates the first intermediate output signal Clk_r in response to the duty-cycle corrected output signal Clk_dcc, the external clock signal Clk_ext, and the feedback signal Clk_fb.
- the first DLL circuit 331 generates the first intermediate output signal Clk_r by delaying the external clock signal Clk_ext by a first predetermined time, which is shown as time period d 1 in FIGS. 7A and 7B.
- the first DLL circuit 331 uses the duty-cycle corrected output signal Clk_dcc as a reference signal and synchronizes the leading edge (i.e., the rising edge) of the duty-cycle corrected output signal Clk_dcc with the leading edge (i.e., the rising edge) of the feedback signal Clk_fb so that there is substantially no phase difference therebetween.
- the first predetermined time d 1 shown in FIGS. 7A and 7B is adjusted so as to reduce the phase difference between the rising edges of the two signals.
- the first intermediate output signal Clk_r is further delayed by a time interval t 2 , which corresponds to the phase difference between the rising edge of the duty-cycle corrected output signal Clk_dcc and the rising edge of the feedback signal Clk_fb.
- the compensating delay device circuit 341 generates the feedback signal Clk_fb by applying a predetermined delay, which is shown as time period d 3 in FIGS. 7A and 7B, to the internal clock signal Clk_int.
- the inverters 361 and 362 generate a complementary duty-cycle corrected output signal Clk_dccb and a complementary feedback signal Clk_fb, respectively, by inverting the duty-cycle corrected output signal Clk_dcc and inverting the feedback signal Clk_fb, respectively.
- the second DLL circuit 332 generates the second intermediate output signal Clk_f in response to the complementary duty-cycle corrected output signal Clk_dccb, the external clock signal Clk_ext, and the complementary feedback signal Clk_fbb.
- the second DLL circuit 332 generates the second intermediate output signal Clk_f by delaying the external clock signal Clk_ext by a second predetermined time, which is shown as time period d 2 in FIGS. 7A and 7B.
- the second DLL circuit 332 uses the complementary duty-cycle corrected output signal Clk_dccb as a reference signal and synchronizes the leading edge (i.e., the rising edge) of the complementary duty-cycle corrected output signal Clk_dccb with the leading edge (i.e., the rising edge) of the complementary feedback signal Clk_fbb so that there is substantially no phase difference therebetween.
- the leading edge of the complementary duty-cycle corrected output signal Clk_dccb and the leading edge of the complementary feedback signal Clk_fbb correspond to the trailing edge (i.e., the falling edge) of the duty-cycle corrected output signal Clk_dcc and the trailing edge (i.e., falling edge) of the feedback signal Clk_fb, respectively.
- the second predetermined time d 2 shown in FIGS. 7A and 7B is adjusted so as to reduce the phase difference between the rising edges of the two signals.
- the second intermediate output signal Clk_f is further delayed by a time interval t 2 , which corresponds to the delay applied to the first intermediate output signal Clk_r discussed above, plus a time interval t 1 , which accounts for the phase difference between the falling edge of the duty-cycle corrected output signal Clk_dcc and the falling edge of the external clock signal Clk_ext.
- the time interval t 1 corresponds to the period by which the external clock signal Clk_ext falls short of attaining a 50% duty-cycle.
- a waveform mixer circuit 351 generates the internal clock signal Clk_int in response to the first and second intermediate output signals Clk_r and Clk_f, respectively. Specifically, the leading edge (i.e., the rising edge) transition of the internal clock signal Clk_int is generated in response to the leading edge (i.e., the rising edge) transition of the first intermediate output signal Clk_r and the trailing edge (i.e., the falling edge) transition of the internal clock signal Clk_int is generated in response to the trailing edge (i.e., the falling edge) transition of the second intermediate output signal Clk_f.
- the respective duty-cycles of the external clock signal Clk_ext and the first and second intermediate output signals Clk_r and Clk_f may be greater or less than 50%, the duty-cycle of the internal clock signal Clk_int is approximately 50%.
- the first and second DLL circuits 331 and 332 in conjunction with the other circuits comprising the signal processing circuit 300 may generate the internal clock signal Clk_int with approximately the same period as the external clock signal Clk_ext, but with a duty-cycle of approximately 50%.
- the internal clock signal Clk_int which is generated by the DLL circuit 321 , may not contain jitter introduced by the duty-cycle corrector circuit 311 because the internal clock signal Clk_int is generated based on delayed versions of the external clock signal Clk_ext.
- the internal clock signal Clk_int jitter may be limited to that which is introduced by the DLL circuit 321 .
- the duty-cycle corrector circuit 311 generates a duty-cycle corrected output signal Clk_dcc, which is used by the DLL circuit 321 as a reference signal to generate the first and second intermediate output signals Clk_r and Clk_f. Because the jitter component in the duty-cycle corrected output signal Clk_dcc has a higher frequency than the loop bandwidth of the DLL circuit 321 , the first and second intermediate output signals Clk_f and Clk_r may be unaffected by the jitter in the duty-cycle corrected output signal Clk_dcc. Accordingly, the jitter in the internal clock signal Clk_int may be reduced.
- a second duty-cycle corrector circuit may be electrically connected in series to the output of the DLL circuit 321 so that the second duty-cycle corrector circuit applies further duty-cycle correction to the internal clock signal Clk_int. Because the second DLL circuit may introduce jitter into the clock signal, a second DLL circuit (not shown) may be connected in series to the output of the second duty-cycle corrector circuit as discussed hereinabove with respect to the DLL circuit 321 connected in series to the output of the duty-cycle corrector circuit 311 .
- FIG. 4 is a detailed block diagram that illustrates DLL circuits in accordance with embodiments of the present invention.
- the first DLL circuit 331 comprises a first phase comparator circuit 411 , a first register 421 , and a first multiplexer 431 , which are configured as shown.
- the second DLL circuit 332 comprises a second phase comparator circuit 412 , a second register 422 , and a second multiplexer 432 , which are configured as shown.
- the first and second DLL circuits 331 and 332 may further comprise a delay unit 441 , which is shared between the first and second DLL circuits 331 and 332 as shown.
- the first phase comparator circuit 411 compares the phases of the duty-cycle corrected output signal Clk_dcc and the feedback signal Clk_fb and generates an output signal that is indicative of the phase difference between the two signals. More specifically, the first phase comparator circuit 411 generates an output signal that is indicative of the phase difference between the leading edge of the duty-cycle corrected output signal Clk_dcc and the leading edge of the feedback signal Clk_fb.
- the first register 421 may be embodied as a flip-flop and latches the phase difference signal, which is output from the first phase comparator circuit 411 .
- the first multiplexer 431 selects one of a plurality of delay signals D 01 -D 0 n , which are generated as output signals from the delay unit 441 , in response to the phase difference signal output from the first register 421 .
- the delay unit 441 comprises a plurality of unit delay devices D 1 through Dn, which are connected in series and respectively generate the plurality of delay signals D 01 through D 0 n by delaying the external clock signal Clk_ext. The farther the delay signal D 01 -D 0 n is from the input terminal of the delay unit 441 , the longer the delay between the delay signal and the external clock signal Clk_ext.
- the selected delay signal is output from the first multiplexer 431 as the first intermediate output signal Clk_r.
- the first multiplexer 431 when the phase difference between the leading edge of the duty-cycle corrected output signal Clk_dcc and the leading edge of the feedback signal Clk_fb is relatively large, the first multiplexer 431 generates the first intermediate output signal Clk_r by selecting one of the output signals D 01 -D 0 n from the delay unit 441 in which the delay applied to the external clock signal Clk_ext is relatively long.
- the first multiplexer 431 generates the first intermediate output signal Clk_r by selecting one of the output signals D 01 -D 0 n from the delay unit 441 in which the delay applied to the external clock signal Clk_ext is relatively short.
- the second phase comparator circuit 412 compares the phases of the complementary duty-cycle corrected output signal Clk_dccb and the complementary further comprise a delay unit 441 , which is shared between the first and second DLL circuits 331 and 332 as shown.
- the first phase comparator circuit 411 compares the phases of the duty-cycle corrected output signal Clk_dcc and the feedback signal Clk_fb and generates an output signal that is indicative of the phase difference between the two signals. More specifically, the first phase comparator circuit 411 generates an output signal that is indicative of the phase difference between the leading edge of the duty-cycle corrected output signal Clk_dcc and the leading edge of the feedback signal Clk_fb.
- the first register 421 may be embodied as a flip-flop and latches the phase difference signal, which is output from the first phase comparator circuit 411 .
- the first multiplexer 431 selects one of a plurality of delay signals D 01 -D 0 n , which are generated as output signals from the delay unit 441 , in response to the phase difference signal output from the first register 421 .
- the delay unit 441 comprises a plurality of unit delay devices D 1 through Dn, which are connected in series and respectively generate the plurality of delay signals D 01 through D 0 n by delaying the external clock signal Clk_ext. The farther the delay signal D 01 -D 0 n is from the input terminal of the delay unit 441 , the longer the delay between the delay signal and the external clock signal Clk_ext.
- the selected delay signal is output from the first multiplexer 431 as the first intermediate output signal Clk_r.
- the first multiplexer 431 when the phase difference between the leading edge of the duty-cycle corrected output signal Clk_dcc and the leading edge of the feedback signal Clk_fb is relatively large, the first multiplexer 431 generates the first intermediate output signal Clk_r by selecting one of the output signals D 01 -D 0 n from the delay unit 441 in which the delay applied to the external clock signal Clk_ext is relatively long.
- the first multiplexer 431 generates the first intermediate output signal Clk_r by selecting one of the output signals D 01 -D 0 n from the delay unit 441 in which the delay applied to the external clock signal Clk_ext is relatively short.
- the second phase comparator circuit 412 compares the phases of the complementary duty-cycle corrected output signal Clk_dccb and the complementary feedback signal Clk_fbb and generates an output signal that is indicative of the phase difference between the two signals. More specifically, the second phase comparator circuit 412 generates an output signal that is indicative of the phase difference between the leading edge of the complementary duty-cycle corrected output signal Clk_dccb and the leading edge of the complementary feedback signal Clk_fbb.
- the second register 422 may be embodied as a flip-flop and latches the phase difference signal, which is output from the second phase comparator circuit 412 .
- the second multiplexer 432 selects one of the plurality of delay signals D 01 -D 0 n , which are generated as output signals from the delay unit 441 , in response to the phase difference signal output from the second register 422 .
- the selected delay signal is output from the second multiplexer 432 as the second intermediate output signal Clk_f.
- the second multiplexer 432 when the phase difference between the leading edge of the complementary duty-cycle corrected output signal Clk_dccb and the leading edge of the complementary feedback signal Clk_fbb is relatively large, the second multiplexer 432 generates the second intermediate output signal Clk_f by selecting one of the output signals D 01 -D 0 n from the delay unit 441 in which the delay applied to the external clock signal Clk_ext is relatively long.
- the second multiplexer 432 generates the first intermediate output signal Clk_f by selecting one of the output signals D 01 -D 0 n from the delay unit 441 in which the delay applied to the external clock signal Clk_ext is relatively short.
- the first multiplexer 431 initially selects one of the output signals D 01 -D 0 n from the delay unit 441 such that the first intermediate output signal Clk_r is delayed relative to the external clock signal Clk_ext by a first predetermined time period d 1 .
- the first multiplexer 431 subsequently generates the first intermediate output signal Clk_r by selecting one of the output signals D 01 -D 0 n from the delay unit 441 based on the phase difference between the leading edge of the duty-cycle corrected output signal Clk_dcc and the leading edge of the feedback signal Clk_fb.
- the second multiplexer 432 initially selects one of the output signals D 01 -D 0 n from the delay unit 441 such that the second intermediate output signal Clk_f is delayed relative to the external clock signal Clk_ext by a second predetermined time period d 2 .
- the second multiplexer 432 subsequently generates the second intermediate output signal Clk_f by selecting one of the output signals D 01 -D 0 n from the delay unit 441 based on the phase difference between the leading edge of the complementary duty-cycle corrected output signal Clk_dccb and the leading edge of the complementary feedback signal Clk_fbb.
- FIG. 5 is a schematic that illustrates waveform mixer circuits in accordance with embodiments of the present invention.
- the waveform mixer circuit 351 comprises
- pulse initiators 511 and 512 and a flip-flop 541 , which are configured as shown.
- the pulse initiator 511 generates a logic signal A in response to the first intermediate output signal Clk_r and comprises an inverter chain 521 and an AND gate 531 , which are configured as shown.
- the pulse initiator 511 generates a pulse signal 611 when the first intermediate output signal Clk_r transitions from a logic low level to a logic high level.
- the width Td 1 of the pulse signal 611 is determined based on the number of inverters comprising the inverter chain 521 .
- the larger the number of inverters that comprise the inverter chain 521 the longer the width Td 1 of the pulse signal 611 .
- the smaller the number of inverters that comprise the inverter chain 521 the shorter the width td 1 of the pulse signal 621 .
- the pulse initiator 512 generates a logic signal B in response to the second intermediate output signal Clk_f and comprises an inverter chain 522 and an AND gate 532 , which are configured as shown. Referring now to FIG. 6, the pulse initiator 512 generates a pulse signal 621 when the second intermediate output signal Clk_f transitions from a logic high level to a logic low level.
- the width Td 2 of the pulse signal 621 is determined based on the number of inverters comprising the inverter chain 522 . Specifically, the larger the number of inverters that comprise the inverter chain 522 , the longer the width Td 2 of the pulse signal 621 . Conversely, the smaller the number of inverters that comprise the inverter chain 522 , the shorter the width Td 2 of the pulse signal 621 .
- the flip-flop 541 generates the internal clock signal Clk_int in response to the logic signals A and B, which are output from the pulse initiators 511 and 512 , respectively. As shown in FIG. 6, the internal clock signal Clk_int transitions from a logic low level to a logic high level in response to a transition of the pulse signal 611 from a logic low level to a logic high level. The internal clock signal Clk_int transitions from a logic high level to a logic low level in response to a transition of the pulse signal 621 from a logic low level to a logic high level.
- the flip-flop 541 may be implemented as a SR (set-reset) flip-flop.
- the waveform mixer circuit 351 may be viewed as generating the internal clock signal Clk_int by mixing the rising edge of the first intermediate output signal Clk_r with the falling edge of the second intermediate output signal Clk_f.
- FIGS. 7A and 7B are signal timing diagrams that illustrate operations of signal processing circuits in accordance with embodiments of the present invention.
- the external clock signal Clk_ext has a duty-cycle of less than 50%; therefore, the logic high interval I 1 is shorter than the logic low interval I 2 .
- the duty-cycle of the duty-cycle corrected output signal Clk_dcc is approximately 50%; therefore, the logic high and logic low intervals of the duty-cycle corrected output signal Clk_dcc are approximately the same and are identified as intervals 13 .
- the first DLL circuit 331 generates the first intermediate output signal Clk_r by initially delaying the external clock signal Clk_ext by the first predetermined time period d 1 .
- the second DLL circuit 332 generates the second intermediate output signal Clk_f by initially delaying the external clock signal Clk_ext by the second predetermined time period d 2 .
- the waveform mixer circuit 351 generates the internal clock signal Clk_int based on the leading edge (i.e., the rising edge) of the first intermediate output signal Clk_r and the trailing edge (i.e., the falling edge) of the second intermediate output signal Clk_f.
- the compensating delay device circuit 341 generates the feedback signal Clk_fb by applying a predetermined time delay d 3 to the internal clock signal Clk_int.
- the first DLL circuit 331 generates the first intermediate output signal Clk_r with an additional delay of t 2 , which corresponds to the phase difference between the rising edge of the duty-cycle corrected output signal Clk_dcc and the rising edge of the feedback signal Clk_fb.
- the second DLL circuit 332 To improve the synchronization of the complementary duty-cycle corrected output signal Clk_dccb with the complementary feedback signal Clk_fbb, the second DLL circuit 332 generates the second intermediate output signal Clk_f with an additional delay of t 1 plus t 2 .
- Time interval t 1 corresponds to the phase difference between the falling edge of the duty-cycle corrected output signal Clk_dcc and the falling edge of the external clock signal Clk_ext.
- the waveform mixer circuit 351 generates the leading edge (i.e., the rising edge) transition of the internal clock signal Clk_int in response to the leading edge (i.e., the rising edge) transition of the first intermediate output signal Clk_r and generates the trailing edge (i.e., the falling edge) transition of the internal clock signal Clk_int in response to the trailing edge (i.e., the falling edge) transition of the second intermediate output signal Clk_f.
- the duty-cycle of the internal clock signal Clk_int is approximately 50%.
- the external clock signal Clk_ext has a duty-cycle greater than 50%; therefore, the logic high interval I 1 is longer than the logic low interval I 2 .
- the duty-cycle of the duty-cycle corrected output signal Clk_dcc is approximately 50%; therefore, the logic high and logic low intervals of the duty-cycle corrected output signal Clk_dcc are approximately the same and are identified as intervals I 3 .
- the first DLL circuit 331 generates the first intermediate output signal Clk_r by initially delaying the external clock signal Clk_ext by the first predetermined time period d 1 .
- the second DLL circuit 332 generates the second intermediate output signal Clk_f by initially delaying the external clock signal Clk_ext by the second predetermined time period d 2 .
- the waveform mixer circuit 351 generates the internal clock signal Clk_int based on the leading edge (i.e., the rising edge) of the first intermediate output signal Clk_r and the trailing edge (i.e., the falling edge) of the second intermediate output signal Clk_f.
- the compensating delay device circuit 341 generates the feedback signal Clk_fb by applying a predetermined time delay d 3 to the internal clock signal Clk_int.
- the first DLL circuit 331 generates the first intermediate output signal Clk_r with an additional delay t 2 , which corresponds to the phase difference between the rising edge of the duty-cycle corrected output signal Clk_dcc and the rising edge of the feedback signal Clk_fb. Because the duty-cycle of the external clock signal Clk_ext is greater than 50%, the second DLL circuit 332 need not generate the second intermediate output signal Clk_f with additional delay.
- the waveform mixer circuit 351 generates the leading edge (i.e., the rising edge) transition of the internal clock signal Clk_int in response to the leading edge (i.e., the rising edge) transition of the first intermediate output signal Clk_r and generates the trailing edge (i e., the falling edge) transition of the internal clock signal Clk_int in response to the trailing edge (i.e., the falling edge) transition of the second intermediate output signal Clk_f.
- the duty-cycle of the internal clock signal Clk_int is approximately 50%.
- the DLL circuit 321 in cooperation with the waveform mixer circuit 351 may generate the internal clock signal Clk_int based on delayed versions of the external clock signal Clk_ext that has a duty-cycle of approximately 50%.
- FIG. 8 is a block diagram that illustrates Rambus integrated circuit memory devices in accordance with embodiments of the present invention.
- a Rambus integrated circuit memory device 801 comprises the signal processing circuit 300 discussed hereinabove with respect to FIGS. 3 - 7 A, and 7 B along with an input receiver circuit 811 , interface logic 821 , a memory cell array 831 , and an output buffer 841 , which are configured as shown.
- the input receiver circuit 811 generates processed data in response to input data Din and the internal clock signal Clk_int.
- the input receiver circuit 811 may generate the processed data at voltage levels that are compatible with the internal circuitry of the Rambus integrated circuit memory device 801 .
- the interface logic 821 may be used to couple the processed data from the input receiver circuit 811 to the memory cell array 831 for storage therein.
- the output buffer 841 generates output data in response to the processed data stored in the memory cell array 831 and the internal clock signal Clk_int.
- the output buffer 841 may generate the output data at voltage levels that are compatible with external circuitry electrically connected to the Rambus integrated circuit memory device 801 .
- the present invention may be used to generate a duty-cycle corrected signal from an original signal without passing jitter from a duty-cycle corrector circuit into the duty-cycle corrected signal.
- the duty-cycle corrected signal may be used to drive other integrated circuit devices and may improve the reliability thereof due to the reduced jitter in the duty-cycle corrected signal.
Abstract
Description
- This application claims the benefit of Korean Patent Application No. 2000-16883, filed Mar. 31, 2000, the disclosure of which is hereby incorporated herein by reference.
- The present invention relates generally to signal processing circuits and, more particularly, to delay locked loop (DLL) circuits and methods of operating same.
- A delay locked loop (DLL) circuit may be used in an integrated circuit device to generate an internal clock signal based on an external clock signal that is provided to the integrated circuit device. Various circuits in the integrated circuit device may then use the internal clock signal. The DLL circuit may have a duty-cycle corrector circuit that is electrically connected thereto and adjusts the duty-cycle of the external clock signal to approximately 50%. The DLL circuit may derive the internal clock signal from the duty-cycle corrected clock signal.
- FIG. 1 is a block diagram of a conventional DLL circuit and a duty-cycle corrector circuit. Referring now to FIG. 1, the duty-
cycle corrector circuit 111 is connected in series with theDLL circuit 121. The duty-cycle corrector 111 corrects the duty-cycle of the external clock signal Clk_ext and generates a duty-cycle corrected clock signal Clk_dcc at an output terminal thereof. TheDLL circuit 121 receives the duty-cycle corrected clock signal Clk_dcc and generates an internal clock signal Clk_int at an output terminal thereof. Unfortunately, both the duty-cycle corrector circuit 111 and theDLL circuit 121 may introduce jitter into the internal clock signal Clk_int. As shown in FIG. 2, the duty-cycle corrector circuit 111 may introduce jitter in the duty-cycle corrected clock signal Clk_dcc as represented by t1. Moreover, theDLL circuit 121 may introduce additional jitter into the internal clock signal Clk_int. The combined jitter in the internal clock signal Clk_int, which is introduced by the duty-cycle corrector circuit 111 and theDLL circuit 121, is represented by t2. - Conventional integrated circuit devices may include a duty-cycle corrector circuit that is electrically connected in series to the input of a DLL circuit and/or a duty-cycle corrector circuit that is electrically connected in series to the output of a
DLL circuit 121. The additional duty-cycle corrector circuit may increase the jitter in the internal clock signal Clk_int. The jitter contained in the internal clock signal Clk_int may cause circuits in the integrated circuit device that use the internal clock signal Clk_int to malfunction. Accordingly, there exists a need for improved signal processing circuits that can generate clock signals having reduced jitter. - According to embodiments of the present invention, a signal processing circuit comprises a first delay locked loop (DLL) circuit that generates a first intermediate output signal in response to an input signal and a phase difference between a leading edge of a reference signal and a leading edge of a feedback signal and a second DLL circuit that generates a second intermediate output signal in response to the input signal and a phase difference between a trailing edge of the reference signal and a trailing edge of the feedback signal. Because the first and second intermediate output signals are based on the phase difference between the reference signal and the leading and trailing edges of a feedback signal, respectively, and the first and second intermediate output signals are not derived from the reference signal, the jitter that may be introduced into the first and second intermediate output signals may be reduced.
- A mixer circuit may be used to generate an output signal in response to the first and second intermediate output signals. In particular embodiments, the mixer circuit generates a leading edge transition of the output signal in response to a leading edge transition of the first intermediate output signal and the mixer circuit generates a trailing edge transition of the output signal in response to a trailing edge transition of the second intermediate output signal. In accordance with embodiments of the present invention, the output signal and the feedback signal may be the same signal or a delay circuit may be used to generate the feedback signal in response to the output signal.
- A duty-cycle corrector circuit may generate the reference signal in response to the input signal. Although the reference signal may have a duty-cycle of approximately 50%, the reference signal may contain jitter caused by the duty-cycle corrector circuit. The first and second intermediate output signals are based on the phase difference between the leading and trailing edges, respectively, of the reference signal and the feedback signal. Advantageously, because the jitter component in the reference signal typically has a higher frequency than the loop bandwidth of the first and second DLL circuits, the first and second intermediate output signals may be unaffected by jitter in the reference signal. Accordingly, jitter in the output signal may be reduced.
- The mixer circuit may comprise a flip-flop circuit that generates the output signal in response to a set signal and a reset signal, which are generated by first and second logic circuits in response to the first and second intermediate output signals, respectively.
- The first and second DLL circuits may comprise a delay unit that generates a plurality of delay signals corresponding to delayed versions of the input signal. The first DLL circuit may further comprise a first phase comparator circuit that determines the phase difference between the leading edge of the reference signal and the leading edge of the feedback signal and a first multiplexer that generates the first intermediate output signal by selecting a first one of the plurality of delay signals in response to the phase difference between the leading edge of the reference signal and the leading edge of the feedback signal. In particular embodiments, a first register may be used to latch the phase difference between the leading edge of the reference signal and the leading edge of the feedback signal so as to provide the phase difference to the first multiplexer.
- The second DLL circuit may further comprise first and second inverters that generate a complementary reference signal and a complementary feedback signal, respectively, a second phase comparator circuit that determines the phase difference between the trailing edge of the reference signal and the trailing edge of the feedback signal, and a second multiplexer that generates the second intermediate output signal by selecting a second one of the plurality of delay signals in response to the phase difference between the trailing edge of the reference signal and the trailing edge of the feedback signal. In particular embodiments, a second register may be used to latch the phase difference between the trailing edge of the reference signal and the trailing edge of the feedback signal so as to provide the phase difference to the second multiplexer.
- In further embodiments of the present invention, the first and second DLL circuits discussed above may be used to generate clock signals in integrated circuit memory devices. For example, because the first and second intermediate output signals may have reduced jitter, an input receiver circuit may generate processed data in response to input data and the first and second intermediate output signals. A memory cell array may store the processed data therein in response to the first and second intermediate output signals. In particular embodiments, interface logic may be used to couple the processed data from the input receiver circuit to the memory cell array, and an output buffer may be used to generate output data in response to the data stored in the memory cell array and the first and second intermediate output signals.
- Thus, in summary, embodiments of the present invention may be used to generate a duty-cycle corrected signal from an original signal without introducing jitter from a duty-cycle corrector circuit into the duty-cycle corrected signal. The duty-cycle corrected signal may be used to drive other integrated circuit devices and may improve the reliability thereof due to the reduced jitter in the duty-cycle corrected signal.
- Other features of the present invention will be more readily understood from the following detailed description of specific embodiments thereof when read in conjunction with the accompanying drawings, in which:
- FIG. 1 is a block diagram of a conventional delay locked loop (DLL) circuit and a duty-cycle corrector circuit connected in series;
- FIG. 2 is a signal timing diagram for signals associated with the conventional DLL circuit and duty-cycle corrector circuit;
- FIG. 3 is a block diagram that illustrates signal processing circuits in accordance with embodiments of the present invention;
- FIG. 4 is a block diagram that illustrates DLL circuits in accordance with embodiments of the present invention;
- FIG. 5 is a schematic that illustrates mixer circuits in accordance with embodiments of the present invention;
- FIG. 6 is a signal timing diagram for signals associated with mixer circuits in accordance with embodiments of the present invention;
- FIGS. 7A and 7B are signal timing diagrams for signals associated with signal processing circuits in accordance with embodiments of the present invention; and
- FIG. 8 is a block diagram that illustrates integrated circuit memory devices in accordance with embodiments of the present invention.
- While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that there is no intent to limit the invention to the particular forms disclosed, but on the contrary, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the claims. Like numbers refer to like elements throughout the description of the figures. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- FIG. 3 is a block diagram that illustrates signal processing circuits in accordance with embodiments of the present invention. A
signal processing circuit 300 comprises a duty-cycle corrector circuit 311 and a delay locked loop (DLL)circuit 321 connected in series. TheDLL circuit 321 comprises afirst DLL circuit 331, asecond DLL circuit 332, awaveform mixer circuit 351, a compensatingdelay device 341, andinverters - The duty-
cycle corrector circuit 311 generates a duty-cycle corrected output signal Clk_dcc by adjusting the duty-cycle of an external clock signal Clk_ext to approximately 50% when the duty-cycle of the external clock signal Clk_ext is shorter or longer than 50%. A duty-cycle refers to the portion of time that a periodic signal is in a particular state as compared to the entire period of the signal. For example, as used herein, a duty-cycle that is less than 50% means that the high-voltage interval of the external clock signal Clk_ext is shorter than the low-voltage interval of the external clock signal Clk_ext. Similarly, a duty-cycle that is greater than 50% means that the high-voltage interval of the external clock signal Clk_ext is longer than the low-voltage interval of the external clock signal Clk_ext. The clock signal Clk_ext is referred to as an external clock signal because it is provided as an input to thesignal processing circuit 300. - The
DLL circuit 321 generates the internal clock signal Clk_int in response to the external clock signal Clk_ext, the duty-cycle corrected output signal Clk_dcc, and a feedback signal Clk_fb. The first andsecond DLL circuits signal processing circuit 300 to generate the internal clock signal Clk_int with approximately the same period as the external clock signal Clk_ext, but with a duty-cycle of approximately 50%. The internal clock signal Clk_int is referred to as an internal clock signal because it is generated as an output signal by thesignal processing circuit 300 and may be used to drive other circuits in a device. - When the duty-cycle of the external clock signal Clk_ext is approximately 50%, the first and
second DLL circuits second DLL circuits second DLL circuits - The
first DLL circuit 331 generates the first intermediate output signal Clk_r in response to the duty-cycle corrected output signal Clk_dcc, the external clock signal Clk_ext, and the feedback signal Clk_fb. Thefirst DLL circuit 331 generates the first intermediate output signal Clk_r by delaying the external clock signal Clk_ext by a first predetermined time, which is shown as time period d1 in FIGS. 7A and 7B. Thefirst DLL circuit 331 uses the duty-cycle corrected output signal Clk_dcc as a reference signal and synchronizes the leading edge (i.e., the rising edge) of the duty-cycle corrected output signal Clk_dcc with the leading edge (i.e., the rising edge) of the feedback signal Clk_fb so that there is substantially no phase difference therebetween. To synchronize the duty-cycle corrected output signal Clk_dcc with the feedback signal Clk_fb, the first predetermined time d1 shown in FIGS. 7A and 7B is adjusted so as to reduce the phase difference between the rising edges of the two signals. To further improve the synchronization of the duty-cycle corrected output signal Clk_dcc with the feedback signal Clk_fb, the first intermediate output signal Clk_r is further delayed by a time interval t2, which corresponds to the phase difference between the rising edge of the duty-cycle corrected output signal Clk_dcc and the rising edge of the feedback signal Clk_fb. - The compensating
delay device circuit 341 generates the feedback signal Clk_fb by applying a predetermined delay, which is shown as time period d3 in FIGS. 7A and 7B, to the internal clock signal Clk_int. Theinverters - The
second DLL circuit 332 generates the second intermediate output signal Clk_f in response to the complementary duty-cycle corrected output signal Clk_dccb, the external clock signal Clk_ext, and the complementary feedback signal Clk_fbb. Thesecond DLL circuit 332 generates the second intermediate output signal Clk_f by delaying the external clock signal Clk_ext by a second predetermined time, which is shown as time period d2 in FIGS. 7A and 7B. Thesecond DLL circuit 332 uses the complementary duty-cycle corrected output signal Clk_dccb as a reference signal and synchronizes the leading edge (i.e., the rising edge) of the complementary duty-cycle corrected output signal Clk_dccb with the leading edge (i.e., the rising edge) of the complementary feedback signal Clk_fbb so that there is substantially no phase difference therebetween. Note that the leading edge of the complementary duty-cycle corrected output signal Clk_dccb and the leading edge of the complementary feedback signal Clk_fbb correspond to the trailing edge (i.e., the falling edge) of the duty-cycle corrected output signal Clk_dcc and the trailing edge (i.e., falling edge) of the feedback signal Clk_fb, respectively. To synchronize the complementary duty-cycle corrected output signal Clk_dccb with the complementary feedback signal Clk_fbb, the second predetermined time d2 shown in FIGS. 7A and 7B is adjusted so as to reduce the phase difference between the rising edges of the two signals. When the duty-cycle of the external clock signal Clk_ext is less than 50% as shown in FIG. 7A, the second intermediate output signal Clk_f is further delayed by a time interval t2, which corresponds to the delay applied to the first intermediate output signal Clk_r discussed above, plus a time interval t1, which accounts for the phase difference between the falling edge of the duty-cycle corrected output signal Clk_dcc and the falling edge of the external clock signal Clk_ext. In other words, the time interval t1 corresponds to the period by which the external clock signal Clk_ext falls short of attaining a 50% duty-cycle. - A
waveform mixer circuit 351 generates the internal clock signal Clk_int in response to the first and second intermediate output signals Clk_r and Clk_f, respectively. Specifically, the leading edge (i.e., the rising edge) transition of the internal clock signal Clk_int is generated in response to the leading edge (i.e., the rising edge) transition of the first intermediate output signal Clk_r and the trailing edge (i.e., the falling edge) transition of the internal clock signal Clk_int is generated in response to the trailing edge (i.e., the falling edge) transition of the second intermediate output signal Clk_f. Thus, even though the respective duty-cycles of the external clock signal Clk_ext and the first and second intermediate output signals Clk_r and Clk_f may be greater or less than 50%, the duty-cycle of the internal clock signal Clk_int is approximately 50%. - As described above, the first and
second DLL circuits signal processing circuit 300 may generate the internal clock signal Clk_int with approximately the same period as the external clock signal Clk_ext, but with a duty-cycle of approximately 50%. Advantageously, the internal clock signal Clk_int, which is generated by theDLL circuit 321, may not contain jitter introduced by the duty-cycle corrector circuit 311 because the internal clock signal Clk_int is generated based on delayed versions of the external clock signal Clk_ext. Thus, the internal clock signal Clk_int jitter may be limited to that which is introduced by theDLL circuit 321. In accordance with embodiments of the present invention, the duty-cycle corrector circuit 311 generates a duty-cycle corrected output signal Clk_dcc, which is used by theDLL circuit 321 as a reference signal to generate the first and second intermediate output signals Clk_r and Clk_f. Because the jitter component in the duty-cycle corrected output signal Clk_dcc has a higher frequency than the loop bandwidth of theDLL circuit 321, the first and second intermediate output signals Clk_f and Clk_r may be unaffected by the jitter in the duty-cycle corrected output signal Clk_dcc. Accordingly, the jitter in the internal clock signal Clk_int may be reduced. - In accordance with further embodiments of the present invention, a second duty-cycle corrector circuit (not shown) may be electrically connected in series to the output of the
DLL circuit 321 so that the second duty-cycle corrector circuit applies further duty-cycle correction to the internal clock signal Clk_int. Because the second DLL circuit may introduce jitter into the clock signal, a second DLL circuit (not shown) may be connected in series to the output of the second duty-cycle corrector circuit as discussed hereinabove with respect to theDLL circuit 321 connected in series to the output of the duty-cycle corrector circuit 311. - FIG. 4 is a detailed block diagram that illustrates DLL circuits in accordance with embodiments of the present invention. The
first DLL circuit 331 comprises a firstphase comparator circuit 411, afirst register 421, and afirst multiplexer 431, which are configured as shown. Thesecond DLL circuit 332 comprises a secondphase comparator circuit 412, asecond register 422, and asecond multiplexer 432, which are configured as shown. The first andsecond DLL circuits delay unit 441, which is shared between the first andsecond DLL circuits - The first
phase comparator circuit 411 compares the phases of the duty-cycle corrected output signal Clk_dcc and the feedback signal Clk_fb and generates an output signal that is indicative of the phase difference between the two signals. More specifically, the firstphase comparator circuit 411 generates an output signal that is indicative of the phase difference between the leading edge of the duty-cycle corrected output signal Clk_dcc and the leading edge of the feedback signal Clk_fb. Thefirst register 421 may be embodied as a flip-flop and latches the phase difference signal, which is output from the firstphase comparator circuit 411. Thefirst multiplexer 431 selects one of a plurality of delay signals D01-D0 n, which are generated as output signals from thedelay unit 441, in response to the phase difference signal output from thefirst register 421. Thedelay unit 441 comprises a plurality of unit delay devices D1 through Dn, which are connected in series and respectively generate the plurality of delay signals D01 through D0 n by delaying the external clock signal Clk_ext. The farther the delay signal D01-D0 n is from the input terminal of thedelay unit 441, the longer the delay between the delay signal and the external clock signal Clk_ext. The selected delay signal is output from thefirst multiplexer 431 as the first intermediate output signal Clk_r. - In more detail, when the phase difference between the leading edge of the duty-cycle corrected output signal Clk_dcc and the leading edge of the feedback signal Clk_fb is relatively large, the
first multiplexer 431 generates the first intermediate output signal Clk_r by selecting one of the output signals D01-D0 n from thedelay unit 441 in which the delay applied to the external clock signal Clk_ext is relatively long. Conversely, when the phase difference between the leading edge of the duty-cycle corrected output signal Clk_dcc and the leading edge of the feedback signal Clk_fb is relatively small, thefirst multiplexer 431 generates the first intermediate output signal Clk_r by selecting one of the output signals D01-D0 n from thedelay unit 441 in which the delay applied to the external clock signal Clk_ext is relatively short. - The second
phase comparator circuit 412 compares the phases of the complementary duty-cycle corrected output signal Clk_dccb and the complementary further comprise adelay unit 441, which is shared between the first andsecond DLL circuits - The first
phase comparator circuit 411 compares the phases of the duty-cycle corrected output signal Clk_dcc and the feedback signal Clk_fb and generates an output signal that is indicative of the phase difference between the two signals. More specifically, the firstphase comparator circuit 411 generates an output signal that is indicative of the phase difference between the leading edge of the duty-cycle corrected output signal Clk_dcc and the leading edge of the feedback signal Clk_fb. Thefirst register 421 may be embodied as a flip-flop and latches the phase difference signal, which is output from the firstphase comparator circuit 411. Thefirst multiplexer 431 selects one of a plurality of delay signals D01-D0 n, which are generated as output signals from thedelay unit 441, in response to the phase difference signal output from thefirst register 421. Thedelay unit 441 comprises a plurality of unit delay devices D1 through Dn, which are connected in series and respectively generate the plurality of delay signals D01 through D0 n by delaying the external clock signal Clk_ext. The farther the delay signal D01-D0 n is from the input terminal of thedelay unit 441, the longer the delay between the delay signal and the external clock signal Clk_ext. The selected delay signal is output from thefirst multiplexer 431 as the first intermediate output signal Clk_r. - In more detail, when the phase difference between the leading edge of the duty-cycle corrected output signal Clk_dcc and the leading edge of the feedback signal Clk_fb is relatively large, the
first multiplexer 431 generates the first intermediate output signal Clk_r by selecting one of the output signals D01-D0 n from thedelay unit 441 in which the delay applied to the external clock signal Clk_ext is relatively long. Conversely, when the phase difference between the leading edge of the duty-cycle corrected output signal Clk_dcc and the leading edge of the feedback signal Clk_fb is relatively small, thefirst multiplexer 431 generates the first intermediate output signal Clk_r by selecting one of the output signals D01-D0 n from thedelay unit 441 in which the delay applied to the external clock signal Clk_ext is relatively short. - The second
phase comparator circuit 412 compares the phases of the complementary duty-cycle corrected output signal Clk_dccb and the complementary feedback signal Clk_fbb and generates an output signal that is indicative of the phase difference between the two signals. More specifically, the secondphase comparator circuit 412 generates an output signal that is indicative of the phase difference between the leading edge of the complementary duty-cycle corrected output signal Clk_dccb and the leading edge of the complementary feedback signal Clk_fbb. Thesecond register 422 may be embodied as a flip-flop and latches the phase difference signal, which is output from the secondphase comparator circuit 412. Thesecond multiplexer 432 selects one of the plurality of delay signals D01-D0 n, which are generated as output signals from thedelay unit 441, in response to the phase difference signal output from thesecond register 422. The selected delay signal is output from thesecond multiplexer 432 as the second intermediate output signal Clk_f. - In more detail, when the phase difference between the leading edge of the complementary duty-cycle corrected output signal Clk_dccb and the leading edge of the complementary feedback signal Clk_fbb is relatively large, the
second multiplexer 432 generates the second intermediate output signal Clk_f by selecting one of the output signals D01-D0 n from thedelay unit 441 in which the delay applied to the external clock signal Clk_ext is relatively long. Conversely, when the phase difference between the leading edge of the complementary duty-cycle corrected output signal Clk_dccb and the leading edge of the complementary feedback signal Clk_fbb is relatively small, thesecond multiplexer 432 generates the first intermediate output signal Clk_f by selecting one of the output signals D01-D0 n from thedelay unit 441 in which the delay applied to the external clock signal Clk_ext is relatively short. - In summary, the
first multiplexer 431 initially selects one of the output signals D01-D0 n from thedelay unit 441 such that the first intermediate output signal Clk_r is delayed relative to the external clock signal Clk_ext by a first predetermined time period d1. Thefirst multiplexer 431 subsequently generates the first intermediate output signal Clk_r by selecting one of the output signals D01-D0 n from thedelay unit 441 based on the phase difference between the leading edge of the duty-cycle corrected output signal Clk_dcc and the leading edge of the feedback signal Clk_fb. Similarly, thesecond multiplexer 432 initially selects one of the output signals D01-D0 n from thedelay unit 441 such that the second intermediate output signal Clk_f is delayed relative to the external clock signal Clk_ext by a second predetermined time period d2. Thesecond multiplexer 432 subsequently generates the second intermediate output signal Clk_f by selecting one of the output signals D01-D0 n from thedelay unit 441 based on the phase difference between the leading edge of the complementary duty-cycle corrected output signal Clk_dccb and the leading edge of the complementary feedback signal Clk_fbb. - FIG. 5 is a schematic that illustrates waveform mixer circuits in accordance with embodiments of the present invention. The
waveform mixer circuit 351 comprises -
pulse initiators pulse initiator 511 generates a logic signal A in response to the first intermediate output signal Clk_r and comprises aninverter chain 521 and an ANDgate 531, which are configured as shown. Referring now to FIG. 6, thepulse initiator 511 generates apulse signal 611 when the first intermediate output signal Clk_r transitions from a logic low level to a logic high level. The width Td1 of thepulse signal 611 is determined based on the number of inverters comprising theinverter chain 521. Specifically, the larger the number of inverters that comprise theinverter chain 521, the longer the width Td1 of thepulse signal 611. Conversely, the smaller the number of inverters that comprise theinverter chain 521, the shorter the width td1 of thepulse signal 621. - The
pulse initiator 512 generates a logic signal B in response to the second intermediate output signal Clk_f and comprises aninverter chain 522 and an ANDgate 532, which are configured as shown. Referring now to FIG. 6, thepulse initiator 512 generates apulse signal 621 when the second intermediate output signal Clk_f transitions from a logic high level to a logic low level. The width Td2 of thepulse signal 621 is determined based on the number of inverters comprising theinverter chain 522. Specifically, the larger the number of inverters that comprise theinverter chain 522, the longer the width Td2 of thepulse signal 621. Conversely, the smaller the number of inverters that comprise theinverter chain 522, the shorter the width Td2 of thepulse signal 621. - The flip-flop541 generates the internal clock signal Clk_int in response to the logic signals A and B, which are output from the
pulse initiators pulse signal 611 from a logic low level to a logic high level. The internal clock signal Clk_int transitions from a logic high level to a logic low level in response to a transition of thepulse signal 621 from a logic low level to a logic high level. The flip-flop 541 may be implemented as a SR (set-reset) flip-flop. Thus, thewaveform mixer circuit 351 may be viewed as generating the internal clock signal Clk_int by mixing the rising edge of the first intermediate output signal Clk_r with the falling edge of the second intermediate output signal Clk_f. - FIGS. 7A and 7B are signal timing diagrams that illustrate operations of signal processing circuits in accordance with embodiments of the present invention. Referring now to FIG. 7A, the external clock signal Clk_ext has a duty-cycle of less than 50%; therefore, the logic high interval I1 is shorter than the logic low interval I2. The duty-cycle of the duty-cycle corrected output signal Clk_dcc is approximately 50%; therefore, the logic high and logic low intervals of the duty-cycle corrected output signal Clk_dcc are approximately the same and are identified as
intervals 13. - As discussed hereinabove, the
first DLL circuit 331 generates the first intermediate output signal Clk_r by initially delaying the external clock signal Clk_ext by the first predetermined time period d1. Similarly, thesecond DLL circuit 332 generates the second intermediate output signal Clk_f by initially delaying the external clock signal Clk_ext by the second predetermined time period d2. Thewaveform mixer circuit 351 generates the internal clock signal Clk_int based on the leading edge (i.e., the rising edge) of the first intermediate output signal Clk_r and the trailing edge (i.e., the falling edge) of the second intermediate output signal Clk_f. - The compensating
delay device circuit 341 generates the feedback signal Clk_fb by applying a predetermined time delay d3 to the internal clock signal Clk_int. To improve the synchronization of the duty-cycle corrected output signal Clk_dcc with the feedback signal Clk_fb, thefirst DLL circuit 331 generates the first intermediate output signal Clk_r with an additional delay of t2, which corresponds to the phase difference between the rising edge of the duty-cycle corrected output signal Clk_dcc and the rising edge of the feedback signal Clk_fb. To improve the synchronization of the complementary duty-cycle corrected output signal Clk_dccb with the complementary feedback signal Clk_fbb, thesecond DLL circuit 332 generates the second intermediate output signal Clk_f with an additional delay of t1 plus t2. Time interval t1 corresponds to the phase difference between the falling edge of the duty-cycle corrected output signal Clk_dcc and the falling edge of the external clock signal Clk_ext. - Accordingly, the
waveform mixer circuit 351 generates the leading edge (i.e., the rising edge) transition of the internal clock signal Clk_int in response to the leading edge (i.e., the rising edge) transition of the first intermediate output signal Clk_r and generates the trailing edge (i.e., the falling edge) transition of the internal clock signal Clk_int in response to the trailing edge (i.e., the falling edge) transition of the second intermediate output signal Clk_f. The duty-cycle of the internal clock signal Clk_int is approximately 50%. - Referring now to FIG. 7B, the external clock signal Clk_ext has a duty-cycle greater than 50%; therefore, the logic high interval I1 is longer than the logic low interval I2. The duty-cycle of the duty-cycle corrected output signal Clk_dcc is approximately 50%; therefore, the logic high and logic low intervals of the duty-cycle corrected output signal Clk_dcc are approximately the same and are identified as intervals I3.
- The
first DLL circuit 331 generates the first intermediate output signal Clk_r by initially delaying the external clock signal Clk_ext by the first predetermined time period d1. Similarly, thesecond DLL circuit 332 generates the second intermediate output signal Clk_f by initially delaying the external clock signal Clk_ext by the second predetermined time period d2. Thewaveform mixer circuit 351 generates the internal clock signal Clk_int based on the leading edge (i.e., the rising edge) of the first intermediate output signal Clk_r and the trailing edge (i.e., the falling edge) of the second intermediate output signal Clk_f. - The compensating
delay device circuit 341 generates the feedback signal Clk_fb by applying a predetermined time delay d3 to the internal clock signal Clk_int. To improve the synchronization of the duty-cycle corrected output signal Clk_dcc with the feedback signal Clk_fb, thefirst DLL circuit 331 generates the first intermediate output signal Clk_r with an additional delay t2, which corresponds to the phase difference between the rising edge of the duty-cycle corrected output signal Clk_dcc and the rising edge of the feedback signal Clk_fb. Because the duty-cycle of the external clock signal Clk_ext is greater than 50%, thesecond DLL circuit 332 need not generate the second intermediate output signal Clk_f with additional delay. - Accordingly, the
waveform mixer circuit 351 generates the leading edge (i.e., the rising edge) transition of the internal clock signal Clk_int in response to the leading edge (i.e., the rising edge) transition of the first intermediate output signal Clk_r and generates the trailing edge (i e., the falling edge) transition of the internal clock signal Clk_int in response to the trailing edge (i.e., the falling edge) transition of the second intermediate output signal Clk_f. The duty-cycle of the internal clock signal Clk_int is approximately 50%. - As illustrated in FIGS. 7A and 7B, even though the duty-cycle of the external clock signal Clk_ext may be greater or less than 50%, the
DLL circuit 321 in cooperation with thewaveform mixer circuit 351 may generate the internal clock signal Clk_int based on delayed versions of the external clock signal Clk_ext that has a duty-cycle of approximately 50%. - FIG. 8 is a block diagram that illustrates Rambus integrated circuit memory devices in accordance with embodiments of the present invention. A Rambus integrated
circuit memory device 801 comprises thesignal processing circuit 300 discussed hereinabove with respect to FIGS. 3-7A, and 7B along with aninput receiver circuit 811,interface logic 821, amemory cell array 831, and anoutput buffer 841, which are configured as shown. - The
input receiver circuit 811 generates processed data in response to input data Din and the internal clock signal Clk_int. Theinput receiver circuit 811 may generate the processed data at voltage levels that are compatible with the internal circuitry of the Rambus integratedcircuit memory device 801. Theinterface logic 821 may be used to couple the processed data from theinput receiver circuit 811 to thememory cell array 831 for storage therein. Theoutput buffer 841 generates output data in response to the processed data stored in thememory cell array 831 and the internal clock signal Clk_int. Theoutput buffer 841 may generate the output data at voltage levels that are compatible with external circuitry electrically connected to the Rambus integratedcircuit memory device 801. - By using the internal clock signal Clk_int, which is generated by the
signal processing circuit 300 in accordance with embodiments of the present invention, to drive various circuitry and components, malfunctions in the Rambus integratedcircuit memory device 801 may be reduced as the internal clock signal Clk_int may have reduced jitter as discussed hereinabove. It will be further understood that embodiments of thesignal processing circuit 300 may be applied to alternative integrated circuit devices without departing from the principles of the present invention. - From the foregoing, it can readily be seen that the present invention may be used to generate a duty-cycle corrected signal from an original signal without passing jitter from a duty-cycle corrector circuit into the duty-cycle corrected signal. Thus, the duty-cycle corrected signal may be used to drive other integrated circuit devices and may improve the reliability thereof due to the reduced jitter in the duty-cycle corrected signal.
- In concluding the detailed description, it should be noted that many variations and modifications can be made to the preferred embodiments without substantially departing from the principles of the present invention. All such variations and modifications are intended to be included herein within the scope of the present invention, as set forth in the following claims.
Claims (40)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2000-16883 | 2000-03-31 | ||
KR1020000016883A KR100366618B1 (en) | 2000-03-31 | 2000-03-31 | Delay locked loop circuit for correcting duty cycle of clock signal and delay locking method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010026183A1 true US20010026183A1 (en) | 2001-10-04 |
US6452432B2 US6452432B2 (en) | 2002-09-17 |
Family
ID=19660675
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/816,968 Expired - Fee Related US6452432B2 (en) | 2000-03-31 | 2001-03-23 | Signal processing circuits having a pair of delay locked loop (DLL) circuits for adjusting a duty-cycle of a periodic digital signal and methods of operating same |
Country Status (6)
Country | Link |
---|---|
US (1) | US6452432B2 (en) |
EP (1) | EP1139569B1 (en) |
JP (1) | JP3751847B2 (en) |
KR (1) | KR100366618B1 (en) |
DE (1) | DE60107743T2 (en) |
TW (1) | TW479410B (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030219088A1 (en) * | 2002-05-21 | 2003-11-27 | Jong-Tae Kwak | Digital DLL apparatus for correcting duty cycle and method thereof |
US20050156647A1 (en) * | 2004-01-20 | 2005-07-21 | Samsung Electronics Co., Ltd. | Delay signal generator circuit and memory system including the same |
US20060145745A1 (en) * | 2004-12-30 | 2006-07-06 | Micron Technology, Inc. | Synchronous clock generator including duty cycle correction |
US20060263820A1 (en) * | 2001-03-23 | 2006-11-23 | Kyle David J | Delivery of disease control in aquaculture and agriculture using microbes containing bioactive proteins |
US20080028599A1 (en) * | 2004-05-26 | 2008-02-07 | Otmar Giesler | Method of and Device for Mounting and Functional Verification of Roll Fittings |
US7519888B2 (en) | 2005-09-12 | 2009-04-14 | Virage Logic Corporation | Input-output device testing |
US7590902B1 (en) | 2005-09-12 | 2009-09-15 | Virage Logic Corporation | Methods and apparatuses for external delay test of input-output circuits |
CN104050993A (en) * | 2013-03-15 | 2014-09-17 | 南亚科技股份有限公司 | Clock cycle compensator and the method thereof |
US8933735B2 (en) * | 2011-07-15 | 2015-01-13 | Thomson Licensing | Clock generation circuit |
US9413338B2 (en) | 2014-05-22 | 2016-08-09 | Micron Technology, Inc. | Apparatuses, methods, and circuits including a duty cycle adjustment circuit |
KR20170094036A (en) * | 2016-02-05 | 2017-08-17 | 에스케이하이닉스 주식회사 | Duty correction circuit |
US9954517B2 (en) | 2012-11-06 | 2018-04-24 | Micron Technology, Inc. | Apparatuses and methods for duty cycle adjustment |
Families Citing this family (72)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100393206B1 (en) * | 2000-10-23 | 2003-07-31 | 삼성전자주식회사 | Delay locked loop improving high frequency characteristics and yield |
KR100384781B1 (en) * | 2000-12-29 | 2003-05-22 | 주식회사 하이닉스반도체 | Duty cycle correction circuit |
US6895522B2 (en) * | 2001-03-15 | 2005-05-17 | Micron Technology, Inc. | Method and apparatus for compensating duty cycle distortion in a data output signal from a memory device by delaying and distorting a reference clock |
KR100424182B1 (en) * | 2001-12-21 | 2004-03-24 | 주식회사 하이닉스반도체 | A delay locked loop circuit with an improved jitter performance |
KR100424180B1 (en) * | 2001-12-21 | 2004-03-24 | 주식회사 하이닉스반도체 | A delay locked loop circuit with duty cycle correction function |
KR100424181B1 (en) * | 2001-12-21 | 2004-03-24 | 주식회사 하이닉스반도체 | Apparatus and method for generating output clock signal having a controlled timing |
US6777990B2 (en) * | 2002-03-19 | 2004-08-17 | Infineon Technologies Ag | Delay lock loop having an edge detector and fixed delay |
KR100468727B1 (en) * | 2002-04-19 | 2005-01-29 | 삼성전자주식회사 | Delay line control circuit with delay locked loop(DLL) |
KR100477809B1 (en) * | 2002-05-21 | 2005-03-21 | 주식회사 하이닉스반도체 | Digital dll apparatus for correcting duty cycle and method thereof |
US6882196B2 (en) * | 2002-07-18 | 2005-04-19 | Sun Microsystems, Inc. | Duty cycle corrector |
US20040017873A1 (en) * | 2002-07-25 | 2004-01-29 | Kian Chong | Analog delay locked loop characterization technique |
KR100486268B1 (en) * | 2002-10-05 | 2005-05-03 | 삼성전자주식회사 | Delay locked loop circuit for correcting duty cycle internally and duty cycle correction method thereof |
KR100499305B1 (en) * | 2002-10-18 | 2005-07-04 | 엘지전자 주식회사 | Circuit for correcting duty factor of clock signal using a couple of delay loops |
US6967514B2 (en) * | 2002-10-21 | 2005-11-22 | Rambus, Inc. | Method and apparatus for digital duty cycle adjustment |
KR100490655B1 (en) * | 2002-10-30 | 2005-05-24 | 주식회사 하이닉스반도체 | Duty cycle correction circuit and delay locked loop having the same |
KR100500925B1 (en) * | 2002-11-27 | 2005-07-14 | 주식회사 하이닉스반도체 | Low jitter dll using 2 coarse half delay line with digital phase mixer |
KR100468776B1 (en) * | 2002-12-10 | 2005-01-29 | 삼성전자주식회사 | Synchronous semiconductor memory device capable of reducing the influence of clock jitter |
KR100532415B1 (en) * | 2003-01-10 | 2005-12-02 | 삼성전자주식회사 | Locked loop circuit capable of blocking abrupt jitter information and abrupt jitter information blocking method thereof |
TWI236220B (en) * | 2003-09-30 | 2005-07-11 | Ali Corp | Automatic correction device and method of clock duty cycle |
KR100578232B1 (en) * | 2003-10-30 | 2006-05-12 | 주식회사 하이닉스반도체 | Delay locked loop |
US7091763B1 (en) * | 2003-11-03 | 2006-08-15 | Lattice Semiconductor Corporation | Clock generation |
KR100554981B1 (en) * | 2003-11-20 | 2006-03-03 | 주식회사 하이닉스반도체 | Delay locked loop |
KR100529390B1 (en) * | 2004-02-19 | 2005-11-17 | 주식회사 하이닉스반도체 | Open-loop digital duty cycle correction circuit |
KR100594258B1 (en) | 2004-02-26 | 2006-06-30 | 삼성전자주식회사 | Duty cycle correction circuit and method reducing jitters using phase-mixed output signal |
KR100537196B1 (en) * | 2004-03-05 | 2005-12-16 | 주식회사 하이닉스반도체 | Delay locked loop in semiconductor memory device and its clock locking method |
KR100645461B1 (en) * | 2004-06-30 | 2006-11-15 | 주식회사 하이닉스반도체 | A digital delay locked loop able to correct duty cycle and its cotrol method |
JP4343073B2 (en) * | 2004-09-17 | 2009-10-14 | 株式会社東芝 | Semiconductor device |
US7230465B2 (en) * | 2005-01-10 | 2007-06-12 | Infineon Technologies Ag | Duty cycle corrector |
US7221204B2 (en) * | 2005-02-01 | 2007-05-22 | Infineon Technologies Ag | Duty cycle corrector |
JP4549958B2 (en) * | 2005-02-09 | 2010-09-22 | パナソニック株式会社 | Delay locked loop circuit |
KR100668852B1 (en) * | 2005-06-30 | 2007-01-16 | 주식회사 하이닉스반도체 | Duty Cycle Correction Device |
US7279946B2 (en) * | 2005-08-30 | 2007-10-09 | Infineon Technologies Ag | Clock controller with integrated DLL and DCC |
US7403055B2 (en) * | 2005-08-31 | 2008-07-22 | Infineon Technologies Ag | Duty cycle detector with first and second oscillating signals |
US7322001B2 (en) | 2005-10-04 | 2008-01-22 | International Business Machines Corporation | Apparatus and method for automatically self-calibrating a duty cycle circuit for maximum chip performance |
US7227809B2 (en) * | 2005-10-14 | 2007-06-05 | Micron Technology, Inc. | Clock generator having a delay locked loop and duty cycle correction circuit in a parallel configuration |
KR100701704B1 (en) * | 2006-01-12 | 2007-03-29 | 주식회사 하이닉스반도체 | Duty cycle correction circuit |
US7423465B2 (en) * | 2006-01-27 | 2008-09-09 | Micron Technology, Inc. | Duty cycle error calculation circuit for a clock generator having a delay locked loop and duty cycle correction circuit |
US8073890B2 (en) | 2006-02-22 | 2011-12-06 | Micron Technology, Inc. | Continuous high-frequency event filter |
JP5143370B2 (en) * | 2006-03-23 | 2013-02-13 | 富士通セミコンダクター株式会社 | Delay control circuit |
KR100756136B1 (en) | 2006-03-23 | 2007-09-05 | 엘지전자 주식회사 | Delay lock loop circuit with wide frequency range and phase locking method thereof |
KR100718041B1 (en) * | 2006-04-06 | 2007-05-14 | 주식회사 하이닉스반도체 | Apparatus and method for delaying in dll circuit |
US7375563B1 (en) * | 2006-04-07 | 2008-05-20 | Pericom Semiconductor Corp. | Duty cycle correction using input clock and feedback clock of phase-locked-loop (PLL) |
US7913199B2 (en) | 2006-07-14 | 2011-03-22 | International Business Machines Corporation | Structure for a duty cycle correction circuit |
US7417480B2 (en) | 2006-07-14 | 2008-08-26 | International Business Machines Corporation | Duty cycle correction circuit whose operation is largely independent of operating voltage and process |
US7439787B2 (en) * | 2006-07-27 | 2008-10-21 | Freescale Semiconductor, Inc. | Methods and apparatus for a digital pulse width modulator using multiple delay locked loops |
KR100853462B1 (en) | 2006-08-31 | 2008-08-21 | 주식회사 하이닉스반도체 | Semiconductor memory device |
KR100807115B1 (en) * | 2006-09-29 | 2008-02-27 | 주식회사 하이닉스반도체 | Semiconductor memory device and driving method thereof |
JP2008099002A (en) * | 2006-10-12 | 2008-04-24 | Elpida Memory Inc | Dll circuit |
KR100808055B1 (en) * | 2006-10-31 | 2008-02-28 | 주식회사 하이닉스반도체 | Delay locked loop of semiconductor device and operation method thereof |
KR100817081B1 (en) | 2007-01-11 | 2008-03-26 | 삼성전자주식회사 | Apparatus for preventing the lock failure and delay locked loop thereof |
KR100857436B1 (en) * | 2007-01-24 | 2008-09-10 | 주식회사 하이닉스반도체 | DLL Circuit and Method for Controlling the Same |
KR100857855B1 (en) * | 2007-02-28 | 2008-09-10 | 주식회사 하이닉스반도체 | Semiconductor memory device and the method for operating the same |
KR100897254B1 (en) | 2007-04-12 | 2009-05-14 | 주식회사 하이닉스반도체 | Circuit and Method for Correcting Duty Cycle |
WO2008132644A1 (en) * | 2007-04-29 | 2008-11-06 | Nxp B.V. | Electronic device and method of correcting clock signal deviations in an electronic device |
KR100894255B1 (en) | 2007-05-04 | 2009-04-21 | 삼성전자주식회사 | Delay-locked loop, integrated circuit having the same and method of driving the same |
US7474136B2 (en) * | 2007-05-08 | 2009-01-06 | Promos Technologies Pte.Ltd. | Use of multiple voltage controlled delay lines for precise alignment and duty cycle control of the data output of a DDR memory device |
JP5448324B2 (en) * | 2007-10-23 | 2014-03-19 | ピーエスフォー ルクスコ エスエイアールエル | DLL circuit, semiconductor device including the same, and data processing system |
US8108813B2 (en) | 2007-11-20 | 2012-01-31 | International Business Machines Corporation | Structure for a circuit obtaining desired phase locked loop duty cycle without pre-scaler |
US7839194B2 (en) * | 2007-11-21 | 2010-11-23 | Rambus Inc. | Clock circuitry for generating multiple clocks with time-multiplexed duty cycle adjustment |
JP2009290857A (en) * | 2008-01-11 | 2009-12-10 | Toshiba Corp | Semiconductor device |
JP2009278528A (en) * | 2008-05-16 | 2009-11-26 | Elpida Memory Inc | Dll circuit, and semiconductor device |
US8381143B2 (en) | 2008-05-29 | 2013-02-19 | International Business Machines Corporation | Structure for a duty cycle correction circuit |
KR100954108B1 (en) * | 2008-09-02 | 2010-04-27 | 주식회사 하이닉스반도체 | Delay locked loop circuit |
KR100958807B1 (en) * | 2008-11-06 | 2010-05-24 | 주식회사 하이닉스반도체 | Semiconductor memory device with electrostatic protection function |
KR20100099545A (en) * | 2009-03-03 | 2010-09-13 | 삼성전자주식회사 | Delay locked loop and semi-conductor memory device using the same |
JP5493934B2 (en) * | 2010-02-03 | 2014-05-14 | ソニー株式会社 | Duty correction circuit, delay locked loop circuit, column A / D converter, solid-state imaging device, and camera system |
KR102083499B1 (en) | 2013-01-18 | 2020-03-02 | 삼성전자 주식회사 | Method for processing dynamic frequency scaling and integrated circuit adopting the same |
US9325491B2 (en) * | 2014-04-15 | 2016-04-26 | Triquint Semiconductor, Inc. | Clock generation circuit with dual phase-locked loops |
KR101699237B1 (en) * | 2015-07-28 | 2017-01-24 | (주)에이디테크놀로지 | Clock Arbiter Circuit Capable of Combining 2 Respective Clock Synchronizing System into One System and Circuit Comprising the Clock Arbiter Circuit |
JP6742510B2 (en) * | 2016-12-21 | 2020-08-19 | パナソニック株式会社 | Method, system and apparatus for radio frequency electromagnetic energy delivery |
CN113169728A (en) * | 2019-11-22 | 2021-07-23 | 深圳市汇顶科技股份有限公司 | Duty ratio calibration circuit |
US11387813B2 (en) | 2020-08-26 | 2022-07-12 | Mediatek Inc. | Frequency multiplier and delay-reused duty cycle calibration method thereof |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3412882B2 (en) * | 1993-11-02 | 2003-06-03 | 日本無線株式会社 | Satellite receiver |
KR100393317B1 (en) | 1994-02-15 | 2003-10-23 | 람버스 인코포레이티드 | Delayed synchronization loop |
US5675620A (en) * | 1994-10-26 | 1997-10-07 | At&T Global Information Solutions Company | High-frequency phase locked loop circuit |
JP3739525B2 (en) * | 1996-12-27 | 2006-01-25 | 富士通株式会社 | Variable delay circuit and semiconductor integrated circuit device |
US6125157A (en) * | 1997-02-06 | 2000-09-26 | Rambus, Inc. | Delay-locked loop circuitry for clock delay adjustment |
JP3690899B2 (en) * | 1997-05-30 | 2005-08-31 | 富士通株式会社 | Clock generation circuit and semiconductor device |
US6100733A (en) * | 1998-06-09 | 2000-08-08 | Siemens Aktiengesellschaft | Clock latency compensation circuit for DDR timing |
US6107826A (en) * | 1998-08-19 | 2000-08-22 | Xilinx, Inc. | Interconnect structure for FPGA with configurable delay locked loop |
US6127866A (en) * | 1999-01-28 | 2000-10-03 | Infineon Technologies North America Corp. | Delay-locked-loop (DLL) having symmetrical rising and falling clock edge type delays |
-
2000
- 2000-03-31 KR KR1020000016883A patent/KR100366618B1/en not_active IP Right Cessation
-
2001
- 2001-03-12 TW TW090105704A patent/TW479410B/en not_active IP Right Cessation
- 2001-03-16 EP EP01302460A patent/EP1139569B1/en not_active Expired - Lifetime
- 2001-03-16 DE DE60107743T patent/DE60107743T2/en not_active Expired - Lifetime
- 2001-03-21 JP JP2001080892A patent/JP3751847B2/en not_active Expired - Fee Related
- 2001-03-23 US US09/816,968 patent/US6452432B2/en not_active Expired - Fee Related
Cited By (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060263820A1 (en) * | 2001-03-23 | 2006-11-23 | Kyle David J | Delivery of disease control in aquaculture and agriculture using microbes containing bioactive proteins |
US20030219088A1 (en) * | 2002-05-21 | 2003-11-27 | Jong-Tae Kwak | Digital DLL apparatus for correcting duty cycle and method thereof |
US7057431B2 (en) | 2002-05-21 | 2006-06-06 | Hynix Semiconductor Inc. | Digital DLL apparatus for correcting duty cycle and method thereof |
US20050156647A1 (en) * | 2004-01-20 | 2005-07-21 | Samsung Electronics Co., Ltd. | Delay signal generator circuit and memory system including the same |
US7154322B2 (en) * | 2004-01-20 | 2006-12-26 | Samsung Electronics Co., Ltd. | Delay signal generator circuit and memory system including the same |
US20080028599A1 (en) * | 2004-05-26 | 2008-02-07 | Otmar Giesler | Method of and Device for Mounting and Functional Verification of Roll Fittings |
US20060145745A1 (en) * | 2004-12-30 | 2006-07-06 | Micron Technology, Inc. | Synchronous clock generator including duty cycle correction |
US20060202732A1 (en) * | 2004-12-30 | 2006-09-14 | Deivasigamani Vinoth K | Synchronous clock generator including duty cycle correction |
US20060209620A1 (en) * | 2004-12-30 | 2006-09-21 | Deivasigamani Vinoth K | Synchronous clock generator including duty cycle correction |
US7116143B2 (en) | 2004-12-30 | 2006-10-03 | Micron Technology, Inc. | Synchronous clock generator including duty cycle correction |
US7208989B2 (en) | 2004-12-30 | 2007-04-24 | Micron Technology, Inc. | Synchronous clock generator including duty cycle correction |
US7250798B2 (en) | 2004-12-30 | 2007-07-31 | Micron Technology, Inc. | Synchronous clock generator including duty cycle correction |
US7598726B1 (en) | 2005-09-12 | 2009-10-06 | Virage Logic Corporation | Methods and apparatuses for test methodology of input-output circuits |
US8032805B1 (en) | 2005-09-12 | 2011-10-04 | Synopsys, Inc. | Input-output device testing including voltage tests |
US7519888B2 (en) | 2005-09-12 | 2009-04-14 | Virage Logic Corporation | Input-output device testing |
US7616036B1 (en) | 2005-09-12 | 2009-11-10 | Virage Logic Corporation | Programmable strobe and clock generator |
US7653849B1 (en) | 2005-09-12 | 2010-01-26 | Virage Logic Corporation | Input-output device testing including embedded tests |
US7779319B1 (en) | 2005-09-12 | 2010-08-17 | Virage Logic Corporation | Input-output device testing including delay tests |
US7853847B1 (en) | 2005-09-12 | 2010-12-14 | Synopsys, Inc. | Methods and apparatuses for external voltage test of input-output circuits |
US7856581B1 (en) | 2005-09-12 | 2010-12-21 | Synopsys, Inc. | Methods and apparatuses for external test methodology and initialization of input-output circuits |
US8032806B1 (en) | 2005-09-12 | 2011-10-04 | Synopsys, Inc. | Input-output device testing including initializing and leakage testing input-output devices |
US7590902B1 (en) | 2005-09-12 | 2009-09-15 | Virage Logic Corporation | Methods and apparatuses for external delay test of input-output circuits |
US8225156B1 (en) | 2005-09-12 | 2012-07-17 | Synopsys, Inc. | Methods and apparatuses for external voltage test methodology of input-output circuits |
US8933735B2 (en) * | 2011-07-15 | 2015-01-13 | Thomson Licensing | Clock generation circuit |
US9954517B2 (en) | 2012-11-06 | 2018-04-24 | Micron Technology, Inc. | Apparatuses and methods for duty cycle adjustment |
CN104050993A (en) * | 2013-03-15 | 2014-09-17 | 南亚科技股份有限公司 | Clock cycle compensator and the method thereof |
US9413338B2 (en) | 2014-05-22 | 2016-08-09 | Micron Technology, Inc. | Apparatuses, methods, and circuits including a duty cycle adjustment circuit |
KR20170094036A (en) * | 2016-02-05 | 2017-08-17 | 에스케이하이닉스 주식회사 | Duty correction circuit |
KR102468261B1 (en) | 2016-02-05 | 2022-11-21 | 에스케이하이닉스 주식회사 | Duty correction circuit |
Also Published As
Publication number | Publication date |
---|---|
JP2001320273A (en) | 2001-11-16 |
EP1139569B1 (en) | 2004-12-15 |
DE60107743D1 (en) | 2005-01-20 |
TW479410B (en) | 2002-03-11 |
DE60107743T2 (en) | 2005-12-08 |
KR100366618B1 (en) | 2003-01-09 |
EP1139569A1 (en) | 2001-10-04 |
KR20010094529A (en) | 2001-11-01 |
JP3751847B2 (en) | 2006-03-01 |
US6452432B2 (en) | 2002-09-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6452432B2 (en) | Signal processing circuits having a pair of delay locked loop (DLL) circuits for adjusting a duty-cycle of a periodic digital signal and methods of operating same | |
US7368966B2 (en) | Clock generator and clock duty cycle correction method | |
US7423468B2 (en) | Duty correction circuit of digital type for optimal layout area and current consumption | |
US7282977B2 (en) | Duty cycle correction device | |
USRE43775E1 (en) | Register controlled delay locked loop and its control method | |
US7282978B2 (en) | Duty cycle correction device | |
US7633324B2 (en) | Data output strobe signal generating circuit and semiconductor memory apparatus having the same | |
US7733141B2 (en) | Semiconductor device and operating method thereof | |
KR101050406B1 (en) | Duty Correction Circuit and Clock Generation Circuit Including It | |
US6815985B2 (en) | Clock divider and method for dividing a clock signal in a DLL circuit | |
KR20060095260A (en) | Delay locked loop circuit in semiductor and its control method | |
US20050242857A1 (en) | Duty cycle correction | |
US7212055B2 (en) | Open-loop digital duty cycle correction circuit without DLL | |
US7420399B2 (en) | Duty cycle corrector | |
KR102468261B1 (en) | Duty correction circuit | |
US7902899B2 (en) | Apparatus and method of generating reference clock for DLL circuit | |
US20070044055A1 (en) | Clock signal driver and clock signal supplying circuit having the same | |
US20070216456A1 (en) | Delay locked loop and method of locking a clock signal | |
US20040189361A1 (en) | Circuit for generating phase comparison signal | |
US7656207B2 (en) | Delay locked loop circuit having coarse lock time adaptive to frequency band and semiconductor memory device having the delay locked loop circuit | |
KR100685613B1 (en) | Delay locked loop for high speed | |
KR100321756B1 (en) | Register Delay locked loop operating in high frequency | |
US20070080731A1 (en) | Duty cycle corrector |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KYU-HYOUN;REEL/FRAME:011656/0686 Effective date: 20010307 |
|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME, PREVIOUSLY REEL 011656, FRAME 0656;ASSIGNOR:KIM, KYU-HYOUN;REEL/FRAME:011961/0185 Effective date: 20010323 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140917 |