US20010018252A1 - Method for fabricating semiconductor device by using etching polymer - Google Patents
Method for fabricating semiconductor device by using etching polymer Download PDFInfo
- Publication number
- US20010018252A1 US20010018252A1 US09/751,388 US75138801A US2001018252A1 US 20010018252 A1 US20010018252 A1 US 20010018252A1 US 75138801 A US75138801 A US 75138801A US 2001018252 A1 US2001018252 A1 US 2001018252A1
- Authority
- US
- United States
- Prior art keywords
- insulating film
- forming
- etching
- photoresist
- polymer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0335—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by their behaviour during the process, e.g. soluble masks, redeposited masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3085—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by their behaviour during the process, e.g. soluble masks, redeposited masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/312—Organic layers, e.g. photoresist
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a method for fabricating a semiconductor device by using an etching polymer and, in particular, to an improved method suitable for a process having a small photoresist margin during the trench etching process, by generating a polymer on a surface of a photoresist film pattern used as an etching mask. By generating this polymer on the surface of the photoresist before the trench etching process, and employing the polymer as a protective film for preventing photoresist erosion during the etching process, the present method improves the etching resistance of the photoresist.
- 2. Description of the Background Art
- When a semiconductor device is fabricated using a method having a design rule below 0.10 μm, the increase in trench depth and reduction in design rule require that the thickness of the photoresist mask is reduced in the shallow trench isolation (STI) process. Accordingly, the etching margin for the photoresist mask becomes excessively small in a trench etching process. In some cases, the photoresist film will be eroded during the trench etching process, making it impossible to etch the desired pattern into the semiconductor substrate while maintaining the desired degree of dimensional control.
- Accordingly, an object of the present invention is to provide a method for fabricating a semiconductor device by using an etching polymer which can improve the etch selectively or etch ratio with respect to a photoresist, by generating a polymer on the photoresist surface, and employing this polymer as a protective film for preventing photoresist erosion during the trench etch process, particularly for semiconductor devices fabricated using methods with a design rule below 0.10 μm.
- In order to achieve the above-described object of the present invention, a method for fabricating a semiconductor device by using an etching polymer, includes the steps of: forming an insulating film having a stacked structure comprising a pad oxide film and a hard mask layer on a semiconductor substrate; forming a photoresist film pattern that exposes a device isolation region on the insulating film; etching the insulating film using the photoresist film pattern as an etching mask to expose the semiconductor substrate; forming a polymer layer on the surfaces of the photoresist film pattern and the insulating film pattern; form a trench for device isolation, by etching the exposed semiconductor substrate using the polymer layer as an etching mask; and forming a device isolation film in the trench.
- The present invention will become better understood with reference to the accompanying figures. These figures are provided by way of illustration only and thus should not be understood to limit the scope of the present invention unnecessarily.
- FIGS. 1 through 4 are cross-sectional diagrams illustrating sequential steps of a trench formation process of a method for fabricating a semiconductor device by using an etching polymer according to the present invention.
- A method for fabricating a semiconductor device by using an etching polymer in accordance with the present invention will now be described in detail with reference to the accompanying figures.
- As illustrated in FIG. 1, a
pad oxide film 21 and ahard mask layer 22 are formed on asemiconductor substrate 10. Here, thehard mask layer 22 may comprise a Si3N4 film, SiON film or an oxide film. - A
photoresist film pattern 30 is then formed on thehard mask layer 22. Thephotoresist film pattern 30 is formed in a conventional manner by coating a photoresist film over thehard mask layer 22 and then exposing the photoresist to form a device isolation pattern. - As shown in FIG. 2, an
insulating film 20 having a stacked structure of thehard mask layer 22 and thepad oxide film 21 is then etched using thephotoresist film pattern 30 as a mask, to expose the surface of thesemiconductor substrate 10. - Referring to FIG. 3, a
polymer layer 40 is then formed over the resultant structures formed on thesemiconductor substrate 10. - Specifically, the
polymer layer 40 is formed by injecting a main gas, preferably Cl2, HBr, SF6 or CF4, into an etching system before etching thesemiconductor substrate 10 and inducing polymerization of the resist layer by controlling the plasma parameters within the etching system. The main gas is injected in a flow rate of 10 to 100 SCCM, preferably 30 to 70 SCCM. In addition, during the formation of thepolymer layer 40, at least one gas selected from the group consisting of O2, N2 and an inert gas is also injected into the etching system as an auxiliary gas, thereby enhancing adhesion of the polymer. - The etching system is generally a high density plasma chemical vapor deposition (HDPCVD) system. The plasma parameters for forming the polymer layer before the etching process are set up so that pressure is between 10 and 50 mTorr, the source power is between 600 and 2000 W, and the bias power is not more than 100 W.
- As depicted in FIG. 4, the
semiconductor substrate 10 is then etched using the polymer layer as a mask, to formtrench 40. - In a succeeding process, the
polymer layer 40 and thephotoresist film pattern 30 are removed, and a device isolation film (not shown) thatfills trench 50 is formed. - The principle of generating the
polymer layer 40 will now be described in more detail. - When the power is low and pressure is high in the etching system, reactive ion etching (RIE) by ion bombardment decreases and etching by-products are redeposited on the wafer being etched. That is to say, when the plasma parameters in the etching system are adjusted in order to form the polymer, carbon and perhaps other organic components from the
photoresist film pattern 30, silicon from theinsulating film 20, and halogen atoms from the main gas are plasma polymerized and redeposited as a polymer layer on the surfaces of thephotoresist film pattern 30 and theinsulating film 20. This redeposited polymer layer is very resistant to plasma etch and thus efficiently protects the photoresist. In addition, once formed, thepolymer layer 40 does not tend to chemically react with plasma consisting of halogen groups, but is physically eroded by high energy ions generated within the plasma. Therefore, etching selectivity between polymer and silicon substrate is higher than that between photoresist and silicon substrate. - When the
polymer layer 40 is formed, at least one gas selected from the group consisting of O2, N2 and an inert gas is injected into the etching system as an auxiliary gas. The auxiliary gas serves to enhance adhesion of the polymer, thus improving the etch resistance of thepolymer layer 40. - When the photoresist is subjected to the trench etch process without generating the polymer layer, the maximum etch depth is about 2500 Å. However, when the photoresist having the polymer layer is subjected to the trench etch process, the photoresist etching selection ratio is dramatically increased, thereby allowing the maximum etch depth to be increased to 5000 Å.
- Moreover, the present invention can also be applied to a trench capacitor etching process for forming a trench type capacitor.
- As discussed earlier, in accordance with the present invention in the trench etching process, the use of a thin photoresist film is made possible by improving the photoresist selection ratio, and a photoresist margin is increased by forming a deep trench. In addition, using the hard mask layer as an etching mask simplifies the process, thereby improving productivity.
- Using the present method, even on semiconductor devices that are highly integrated with design rules below 0.10 μm, and the thickness of the photoresist film is below 0.30 μm for fine pattern formation processes, conventional etching processes can still be used largely as is, thereby saving the expense of new systems and additional process development work.
- As the present invention may be embodied in several forms without departing from the spirit or essential characteristics thereof, it should also be understood that the above-described embodiment is not limited by any of the particular details of the foregoing description, unless otherwise specified, but rather should be construed broadly within its spirit and scope as defined in the appended claims. Therefore, all changes and modifications that fall within the metes and bounds of the claims, or equivalences of such metes and bounds are therefore intended to be embraced by the appended claims.
Claims (10)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR99-66925 | 1999-12-30 | ||
KR1999-66925 | 1999-12-30 | ||
KR10-1999-0066925A KR100447263B1 (en) | 1999-12-30 | 1999-12-30 | Process for preparation of semiconductor device by using etching polymer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010018252A1 true US20010018252A1 (en) | 2001-08-30 |
US6426300B2 US6426300B2 (en) | 2002-07-30 |
Family
ID=19634056
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/751,388 Expired - Fee Related US6426300B2 (en) | 1999-12-30 | 2001-01-02 | Method for fabricating semiconductor device by using etching polymer |
Country Status (3)
Country | Link |
---|---|
US (1) | US6426300B2 (en) |
JP (1) | JP2001223207A (en) |
KR (1) | KR100447263B1 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060024909A1 (en) * | 2004-07-27 | 2006-02-02 | Manoj Mehrotra | Shallow trench isolation method |
US20070111373A1 (en) * | 2005-11-11 | 2007-05-17 | Elpida Memory, Inc. | Process for producing semiconductor integrated circuit device |
KR100792355B1 (en) | 2005-09-28 | 2008-01-09 | 주식회사 하이닉스반도체 | Method for manufacturing the semiconductor device with top round recess-gate pattern |
US20080087637A1 (en) * | 2006-09-14 | 2008-04-17 | Lam Research Corporation | Line end shortening reduction during etch |
US20080087639A1 (en) * | 2006-09-14 | 2008-04-17 | Lam Research Corporation | Line end shortening reduction during etch |
KR100990064B1 (en) * | 2002-08-14 | 2010-10-26 | 램 리써치 코포레이션 | Method and compositions for hardening photoresist in etching processes |
US8476168B2 (en) | 2011-01-26 | 2013-07-02 | International Business Machines Corporation | Non-conformal hardmask deposition for through silicon etch |
US11322351B2 (en) | 2017-02-17 | 2022-05-03 | Lam Research Corporation | Tin oxide films in semiconductor device manufacturing |
US11355353B2 (en) | 2018-01-30 | 2022-06-07 | Lam Research Corporation | Tin oxide mandrels in patterning |
TWI771021B (en) * | 2021-05-26 | 2022-07-11 | 南亞科技股份有限公司 | Method of forming a semiconductor structure |
US11551938B2 (en) | 2019-06-27 | 2023-01-10 | Lam Research Corporation | Alternating etch and passivation process |
US11637037B2 (en) | 2017-02-13 | 2023-04-25 | Lam Research Corporation | Method to create air gaps |
US11699727B2 (en) | 2020-07-13 | 2023-07-11 | Fuji Electric Co., Ltd. | Semiconductor device |
US11784047B2 (en) | 2016-06-28 | 2023-10-10 | Lam Research Corporation | Tin oxide thin film spacers in semiconductor device manufacturing |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6699792B1 (en) * | 2001-07-17 | 2004-03-02 | Advanced Micro Devices, Inc. | Polymer spacers for creating small geometry space and method of manufacture thereof |
KR100429135B1 (en) * | 2001-08-16 | 2004-04-28 | 동부전자 주식회사 | Method for providing shallow trench isolation |
KR100443346B1 (en) * | 2001-12-29 | 2004-08-09 | 주식회사 하이닉스반도체 | Method of forming fine contact hole for semiconductor device |
US6562696B1 (en) * | 2002-03-06 | 2003-05-13 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for forming an STI feature to avoid acidic etching of trench sidewalls |
KR100473729B1 (en) * | 2002-10-25 | 2005-03-10 | 매그나칩 반도체 유한회사 | Method of forming an isolation layer in a semiconductor device |
KR100444608B1 (en) * | 2002-10-28 | 2004-08-16 | 주식회사 하이닉스반도체 | Method of forming a isolation layer in a semiconductor device |
KR100474508B1 (en) * | 2002-11-07 | 2005-03-11 | 주식회사 하이닉스반도체 | Method of forming a isolation layer in a semiconductor device |
KR100928098B1 (en) * | 2002-12-24 | 2009-11-24 | 동부일렉트로닉스 주식회사 | Metal line formation method using oxide film |
JP4343022B2 (en) * | 2004-05-10 | 2009-10-14 | 東京エレクトロン株式会社 | Substrate processing method and substrate processing apparatus |
US7339253B2 (en) * | 2004-08-16 | 2008-03-04 | Taiwan Semiconductor Manufacturing Company | Retrograde trench isolation structures |
CN100435293C (en) * | 2005-09-30 | 2008-11-19 | 联华电子股份有限公司 | Opening and contact-window formation |
JP2007142258A (en) * | 2005-11-21 | 2007-06-07 | Matsushita Electric Ind Co Ltd | Manufacturing method of semiconductor device |
US7807583B2 (en) * | 2006-08-25 | 2010-10-05 | Imec | High aspect ratio via etch |
KR100796180B1 (en) | 2006-10-27 | 2008-01-21 | 피에스케이 주식회사 | Method for forming semiconductor device |
KR100827538B1 (en) * | 2006-12-28 | 2008-05-06 | 주식회사 하이닉스반도체 | Semiconductor device and method for fabricating the same |
US8120094B2 (en) * | 2007-08-14 | 2012-02-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Shallow trench isolation with improved structure and method of forming |
US8030218B2 (en) * | 2008-03-21 | 2011-10-04 | Micron Technology, Inc. | Method for selectively modifying spacing between pitch multiplied structures |
JP2012253056A (en) * | 2011-05-31 | 2012-12-20 | Toshiba Corp | Semiconductor device manufacturing method |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06208965A (en) | 1993-01-08 | 1994-07-26 | Hitachi Ltd | Manufacture of semiconductor device |
KR970000692B1 (en) * | 1993-05-31 | 1997-01-18 | Hyundai Electronics Ind | Contact hall forming method |
KR960026804A (en) * | 1994-12-09 | 1996-07-22 | 김주용 | Stack capacitor manufacturing method of semiconductor device |
KR100191464B1 (en) * | 1995-11-23 | 1999-06-15 | 윤종용 | Method of fabricating a capacitor in a semiconductor device |
KR19980045159A (en) * | 1996-12-09 | 1998-09-15 | 김광호 | Method of manufacturing capacitors in semiconductor devices |
US5801083A (en) * | 1997-10-20 | 1998-09-01 | Chartered Semiconductor Manufacturing, Ltd. | Use of polymer spacers for the fabrication of shallow trench isolation regions with rounded top corners |
KR19990033874A (en) * | 1997-10-27 | 1999-05-15 | 윤종용 | Capacitor Manufacturing Method of Semiconductor Device |
US6287974B1 (en) * | 1999-06-30 | 2001-09-11 | Lam Research Corporation | Method of achieving top rounding and uniform etch depths while etching shallow trench isolation features |
-
1999
- 1999-12-30 KR KR10-1999-0066925A patent/KR100447263B1/en not_active IP Right Cessation
-
2000
- 2000-12-27 JP JP2000396774A patent/JP2001223207A/en active Pending
-
2001
- 2001-01-02 US US09/751,388 patent/US6426300B2/en not_active Expired - Fee Related
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100990064B1 (en) * | 2002-08-14 | 2010-10-26 | 램 리써치 코포레이션 | Method and compositions for hardening photoresist in etching processes |
US7279397B2 (en) * | 2004-07-27 | 2007-10-09 | Texas Instruments Incorporated | Shallow trench isolation method |
US20060024909A1 (en) * | 2004-07-27 | 2006-02-02 | Manoj Mehrotra | Shallow trench isolation method |
KR100792355B1 (en) | 2005-09-28 | 2008-01-09 | 주식회사 하이닉스반도체 | Method for manufacturing the semiconductor device with top round recess-gate pattern |
US7589024B2 (en) * | 2005-11-11 | 2009-09-15 | Elpida Memory, Inc. | Process for producing semiconductor integrated circuit device |
US20070111373A1 (en) * | 2005-11-11 | 2007-05-17 | Elpida Memory, Inc. | Process for producing semiconductor integrated circuit device |
US20080087639A1 (en) * | 2006-09-14 | 2008-04-17 | Lam Research Corporation | Line end shortening reduction during etch |
US7491343B2 (en) | 2006-09-14 | 2009-02-17 | Lam Research Corporation | Line end shortening reduction during etch |
US7407597B2 (en) * | 2006-09-14 | 2008-08-05 | Lam Research Corporation | Line end shortening reduction during etch |
US20080087637A1 (en) * | 2006-09-14 | 2008-04-17 | Lam Research Corporation | Line end shortening reduction during etch |
US8668805B2 (en) | 2006-09-14 | 2014-03-11 | Lam Research Corporation | Line end shortening reduction during etch |
US20080268211A1 (en) * | 2006-09-14 | 2008-10-30 | Lam Research Corporation | Line end shortening reduction during etch |
US8476168B2 (en) | 2011-01-26 | 2013-07-02 | International Business Machines Corporation | Non-conformal hardmask deposition for through silicon etch |
US11784047B2 (en) | 2016-06-28 | 2023-10-10 | Lam Research Corporation | Tin oxide thin film spacers in semiconductor device manufacturing |
US11637037B2 (en) | 2017-02-13 | 2023-04-25 | Lam Research Corporation | Method to create air gaps |
US11322351B2 (en) | 2017-02-17 | 2022-05-03 | Lam Research Corporation | Tin oxide films in semiconductor device manufacturing |
US11355353B2 (en) | 2018-01-30 | 2022-06-07 | Lam Research Corporation | Tin oxide mandrels in patterning |
US11551938B2 (en) | 2019-06-27 | 2023-01-10 | Lam Research Corporation | Alternating etch and passivation process |
US11848212B2 (en) | 2019-06-27 | 2023-12-19 | Lam Research Corporation | Alternating etch and passivation process |
US11699727B2 (en) | 2020-07-13 | 2023-07-11 | Fuji Electric Co., Ltd. | Semiconductor device |
TWI771021B (en) * | 2021-05-26 | 2022-07-11 | 南亞科技股份有限公司 | Method of forming a semiconductor structure |
Also Published As
Publication number | Publication date |
---|---|
KR100447263B1 (en) | 2004-09-07 |
KR20010065909A (en) | 2001-07-11 |
JP2001223207A (en) | 2001-08-17 |
US6426300B2 (en) | 2002-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6426300B2 (en) | Method for fabricating semiconductor device by using etching polymer | |
US6716763B2 (en) | Method of controlling striations and CD loss in contact oxide etch | |
JP3409313B2 (en) | Anisotropic nitride etching method with high selectivity for oxide and photoresist layers | |
JP2005045176A (en) | Semiconductor device and its manufacturing method | |
US6227211B1 (en) | Uniformity improvement of high aspect ratio contact by stop layer | |
JPH08186111A (en) | Forming method for connecting hole | |
US6743725B1 (en) | High selectivity SiC etch in integrated circuit fabrication | |
JP3427534B2 (en) | Forming connection holes | |
JP4039504B2 (en) | Manufacturing method of semiconductor device | |
JP3116276B2 (en) | Photosensitive film etching method | |
KR100257149B1 (en) | Method of manufacturing semiconductor material | |
US6586324B2 (en) | Method of forming interconnects | |
KR100851922B1 (en) | Method for fabricating semiconductor device | |
KR20040006459A (en) | Method for improvement etching of hard mask | |
KR100732737B1 (en) | Method for forming isolation layer of semiconductor device | |
US20080003821A1 (en) | Method for fabricating semiconductor device | |
KR20000030956A (en) | Method for etching polysilicon for forming gate electrode in semiconductor device | |
KR20020002164A (en) | Method of forming isolation layer of semiconductor device | |
JPH10223756A (en) | Forming method of contact hole | |
KR100743619B1 (en) | A method for fabricating trench of semiconductor device | |
KR20030091452A (en) | Method of forming pattern inhibiting pitting effect | |
Parrens et al. | A complete dry etching process for MOS FET's with submicron gate length | |
KR20040043382A (en) | Method for fabricating semiconductor device | |
KR20020046681A (en) | method for forming contact hole semiconductor device | |
KR20000026810A (en) | Method for forming micro pattern of semiconductor element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., KOREA, R Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PARK, WON SOUNG;KONG, PHIL GOO;LEE, HO SEOK;AND OTHERS;REEL/FRAME:011671/0731 Effective date: 20010315 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140730 |