US20010012643A1 - Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same - Google Patents
Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same Download PDFInfo
- Publication number
- US20010012643A1 US20010012643A1 US09/828,131 US82813101A US2001012643A1 US 20010012643 A1 US20010012643 A1 US 20010012643A1 US 82813101 A US82813101 A US 82813101A US 2001012643 A1 US2001012643 A1 US 2001012643A1
- Authority
- US
- United States
- Prior art keywords
- insulating substrate
- wiring layers
- semiconductor chip
- bonding pads
- conductors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Definitions
- the present invention relates to a very thin semiconductor package mounting a very thin semiconductor chip, multichip module (MCM) in which plural pieces of the very thin semiconductor packages are laminated, and manufacturing method for the same very thin semiconductor package and MCM.
- MCM multichip module
- FIG. 1 is a cross sectional view of a conventional MCM in which the semiconductor packages are laminated.
- This MCM has a structure in which two semiconductor packages are laminated by tape carrier package (TCP) architecture in a space having a restricted height.
- TCP tape carrier package
- Cu wiring layers 104 a , 104 j are disposed on a polyimide film 101 , which is an insulating substrate. End portions of the Cu wiring layers 104 a , 104 j are connected to inner leads 203 a , 203 j .
- the inner leads 203 a , 203 j are connected to bonding pads of a silicon chip 94 . Further, the silicon chip 104 is bonded to the insulating substrate 101 with insulating adhesive (not shown).
- a top portion of the silicon chip 94 and the inner leads 203 a , 203 j are sealed with sealing resin layer 95 made of epoxy or the like.
- Cu wiring layers 105 a , 105 j are disposed on a surface of the polyimide film 102 on the upper TCP. End portions of the Cu wiring layers 105 a , 105 j are connected to inner leads 204 a , 204 j , and the inner leads 204 a , 204 j are bonded to bonding pads disposed on the silicon chip 96 . Further, the silicon chip 96 is attached to the insulating substrate 102 with insulating adhesive (not shown).
- a top portion of the silicon chip 96 and the inner leads 204 a , 204 j are sealed by sealing resin layer 97 .
- the thickness of the silicon chips 94 , 96 is about 200 ⁇ m.
- the thickness of each package is 350 ⁇ m to 500 ⁇ m. Therefore, the bending strength of the package is relatively high so that there is little possibility that the package may crack when bent.
- the present invention has been conceived to solve the above described problems and, therefore, it is an object of the invention is to provide a very thin semiconductor package suitable for a stacked structure, and strong against stress in a bending direction.
- Another object of the invention is to provide an MCM, which is very thin in total thickness, and has a high breaking strength when the semiconductor packages are laminated.
- a still another object of the present invention is to provide a manufacturing method for a very thin MCM, having a high breaking strength.
- a first feature of the present invention inheres in a semiconductor package having: insulating substrates; wiring layers disposed on the surface of the insulating substrate; a semiconductor chip disposed in a device hole provided in the insulating substrate; inner-joint-conductors for connecting at least part of the bonding pads on the surface of the semiconductor chip to the corresponding wiring layers; and connection lands connected to the wiring layers.
- the device hole is provided so as to penetrate the central portion of the insulating substrate.
- the thickness of the semiconductor chip is smaller than that of the insulating substrate.
- the semiconductor chip is disposed in the device hole such that a bottom thereof is flush with a bottom plane of the insulating substrate.
- the thickness of the semiconductor chip is reduced smaller than the normally used thickness.
- an element semiconductor such as silicon (Si), germanium (Ge), etc. or a compound semiconductor chip such as gallium arsenide (GaAs), gallium phosphide (GaP), indium phosphide (InP), silicon carbide (SiC), etc.
- GaAs gallium arsenide
- GaP gallium phosphide
- InP indium phosphide
- SiC silicon carbide
- a second feature of the present invention lies in laminated structure assembled by plural pieces of the semiconductor packages, each of the semiconductor packages is already stated in the first feature of the present invention. That is, according to the second feature of the present invention, first and second semiconductor packages, each having the above-described first feature of the present invention, are laminated, for example.
- the first semiconductor package has: a first insulating substrate; first wiring layers disposed on the first insulating substrate; a first semiconductor chip disposed in a first device hole of the first insulating substrate; first inner-joint-conductors for connecting the first bonding pads to the first internal wiring layers; first connection lands connected to the first wiring layers.
- the second semiconductor package has a second insulating substrate disposed above the first insulating substrate; second wiring layers disposed on the second insulating substrate; a second semiconductor chip disposed in the second device hole of the second insulating substrate; second inner-joint-conductors for connecting the second semiconductor chip to the second wiring layers; and second connection lands electrically connected to the first connection lands.
- the first device hole is formed so as to penetrate the central portion of the first insulating substrate.
- the second device hole is formed so as to penetrate the central portion of the second insulating substrate.
- the thickness of the first and second semiconductor chip is smaller than that of the first and second insulating substrates.
- the first semiconductor chip is disposed in the first device hole such that a bottom thereof is flush with a bottom plane of the first insulating substrate.
- the second semiconductor chip is disposed in the second device hole such that a bottom thereof is flush with a bottom plane of the second insulating substrate.
- the first inner-joint-conductors connect at least part of the first bonding pads on the first semiconductor chip to the corresponding first wiring layers.
- the second inner-joint-conductors connect at least part of the second bonding pads on the second semiconductor chip to the corresponding first wiring layers.
- the MCM of the second feature of the invention plural pieces of the thin semiconductor packages are laminated on the MCM substrate. And the upper and lower semiconductor packages in a vertical direction are connected through their predetermined connection lands. Therefore, the thin semiconductor packages can be stacked in multi-levels in a preferable fashion, thereby the stacked performance being remarkably improved. If the present invention is applied to, for example, a media card of a digital camera, the media card having a large memory capacity despite a small size can be achieved. Further, because the semiconductor packages are laminated with the top and bottom surfaces of the thin silicon chips inverted and the predetermined connection lands are electrically connected, they can be stacked such that weak portions of the thin semiconductor packages are not aligned on the same projection plane. As a result, the breaking strength of the MCM when the semiconductor packages are laminated is increased and the portion of the package weak to stress in the bending direction can be reinforced, so that an occurrence of crack in the package can be prevented.
- the wiring layer corresponding to an electrode designed not to be electrically connected may be cut off in the package level, just before a lamination process, it is possible to assign each of chips in stacked semiconductor packages with a specific address and determine wiring layout for selection of the specific address. As a result, the respective stacked thin silicon chips can be operated independently of each other.
- the first and second semiconductor packages are laminated like the MCM of the second feature.
- the first semiconductor package has: a first insulating substrate; first wiring layers disposed on the first insulating substrate; a first semiconductor chip disposed above a main surface of the first insulating substrate; first inner-joint-conductors for electrically connecting at least part of the first bonding pads to the corresponding first wiring layers; and a first sealing member filled between the first insulating substrate and the first semiconductor chip.
- the second semiconductor package has a second insulating substrate shifted by a predetermined distance along a plane parallel to the first insulating substrate relative thereto, having second wiring layers electrically connected to the first wiring layers; a second semiconductor chip disposed above the main surface of the second insulating substrate; second inner-joint-conductors for electrically connecting at least part of the second bonding pads to corresponding one of the second wiring layers; and a second sealing member filled between the second insulating substrate and the second semiconductor chip.
- the MCM of the third feature of the present invention plural pieces of the thin semiconductor packages are laminated on the MCM substrate, and conductors connect the upper and lower semiconductor packages through their predetermined electrodes. Therefore, the thin semiconductor packages can be stacked in multi-levels in a preferable fashion, thereby the stacked performance being remarkably improved. Further, because the respective semiconductor packages are placed so that they move horizontally with respect to the plane of a lower semiconductor package and the predetermined electrodes are electrically connected, the mechanical strength is made uniform so that an occurrence of crack in the package becomes hard to occur. Further, it is not necessary to prepare two kinds of the mirror symmetrical packages, and therefore the number of the kinds of necessary packages can be reduced.
- a fourth feature of the present invention lies in a method for manufacturing a multi-chip module having the steps of: (a) thinning a first semiconductor chip having first bonding pads and a second semiconductor chip having second bonding pads to 10 ⁇ m-150 ⁇ m in thickness, respectively; (b) delineating package wirings on a main surface of a MCM substrate; (c) preparing a first insulating substrate having a first device hole and a second insulating substrate having a second device hole; (d) delineating first wiring layers and first connection lands connected to the first wiring layers on the first insulating substrate; (e) delineating second wiring layers and second connection lands connected to the second wiring layers on the second insulating substrate; (f) placing the first and second insulating substrates on a table so as to mount the first and second semiconductor chips in the first and second device holes; (g) connecting the first bonding pads to the corresponding first wiring layers through first inner-joint-conductors; (h) connecting the second bonding pads to the
- a fifth feature of the present invention lies in a method for manufacturing a multi-chip module having the steps of: (a) thinning a first semiconductor chip having first bonding pads and a second semiconductor chip having second bonding pads to 10 ⁇ m-150 ⁇ m in thickness, respectively; (b) delineating package wirings on a main surface of a MCM substrate; (c) preparing a first insulating substrate and a second insulating substrate; (d) delineating first wiring layers on the first insulating substrate; (e) delineating second wiring layers on the second insulating; (f) depositing selectively a sealing member in a first chip mount region on a main surface of the first insulating substrate, mounting the first semiconductor chip at the position of the sealing member and connecting the first bonding pads to the corresponding first wiring layers through first inner-joint-conductors; (g) depositing selectively a sealing member in a second chip mount region on a main surface of the second insulating substrate, mounting the second semiconductor chip at the position of
- FIG. 1 is a cross sectional view of a conventional MCM in which two semiconductor packages are laminated;
- FIG. 2 is a schematic cross sectional view of a semiconductor package as a comparative example
- FIG. 3A is a cross sectional view of a semiconductor package according to a first embodiment of the present invention.
- FIG. 3B is a cross sectional view of the MCM according to the first embodiment of the present invention, assembled by laminating four semiconductor packages, each of which is shown in FIG. 3A;
- FIG. 4 is a diagram for explaining a symmetrical relation of an upper and a lower semiconductor chips convenient for laminating the semiconductor packages according to the first embodiment of the present invention
- FIGS. 5A and 5B are diagrams for explaining a symmetrical relation of an upper and a lower semiconductor packages convenient for laminating the semiconductor packages according to the first embodiment of the present invention
- FIGS. 6A to 6 G are cross sectional process diagrams showing a manufacturing method for the thin semiconductor package of the first embodiment
- FIG. 7A is a cross sectional view showing a structure for selecting a specific silicon chip address in the semiconductor package of the first embodiment of the present invention
- FIG. 7B is a plan view corresponding to FIG. 7A, namely FIG. 7A is the cross sectional view taken along the line VI-VI of FIG. 7B;
- FIG. 8A is a cross sectional view of a discrete semiconductor package according to a second embodiment of the present invention.
- FIG. 8B is a cross sectional view of the MCM according to the second embodiment of the present invention, constructed by laminating the discrete semiconductor packages, each of which is shown in FIG. 8A;
- FIGS. 9A to 9 D are process diagrams for showing a manufacturing method for the thin semiconductor package according to the second embodiment of the present invention.
- FIG. 10A is a cross sectional view of the MCM according to a third embodiment of the present invention.
- FIG. 10B is a side view, observed along a direction perpendicular to the direction of the cross-sectional plane of the FIG. 10A, showing a structure of the MCM according to the third embodiment of the present invention.
- FIG. 10C is a plan view showing a structure of the MCM according to the third embodiment of the present invention.
- FIG. 11 is a plan view showing connection lands of the semiconductor package according to the other embodiment of the present invention.
- the inventor of the present invention has used a thin silicon chip 205 thinner than an insulating substrate 201 as shown in FIG. 2. And the inventor has considered, evaluated and assessed a semiconductor package in which this thin silicon chip 205 is completely buried in a device hole 204 of the insulating substrate 201 as shown in FIG. 2.
- the semiconductor package shown in FIG. 2 has used polyimide film as the insulating substrate 201 , and Cu wiring layers 202 a , 202 j were disposed on the top side thereof. Ends of the Cu wiring layers 202 a , 202 j served as inner leads 203 a , 203 j .
- the inner leads 203 a , 203 j were connected to bonding pads of the thin silicon chip 205 .
- This thin silicon chip 205 was as thin as, for example, 30 ⁇ m-120 ⁇ m.
- the thin silicon chip 205 and the inner leads 203 a , 203 j were sealed and buried in the device hole 204 by resin 206 such as epoxy.
- the entire thickness of the package can be reduced to less than 200 ⁇ m.
- the mechanical strength of the package itself was found to be very weak. If stress was applied in a bending direction when the MCM was assembled with the overlaying structure shown in FIG. 1, there was found a problem that a crack has occurred in the MCM.
- the semiconductor package according to the first embodiment of the present invention has an insulating substrate 111 , wiring layers 121 a , . . . , 121 j , . . . disposed on the surface of this insulating substrate 111 , a semiconductor chip 131 disposed in the device hole 731 provided in the insulating substrate 111 .
- a plurality of bonding pads 821 a , . . . , 821 j , . . . are disposed on the surface of the semiconductor chip 131 .
- the semiconductor package according to the first embodiment further has inner-joint-conductors (inner leads) 721 a , . . .
- connection lands 151 a , . . . , 151 j , . . . are connected to the wiring layers 121 a , . . . , 121 j . . .
- the device holes 731 are provided so as to penetrate a central portion of the insulating substrate 111 .
- the semiconductor chip 131 is made thinner than the insulating substrate 111 .
- the semiconductor chip 131 is disposed in the device hole 731 such that its bottom surface is exposed so that the bottom level is flush with the bottom plane of the insulating substrate 111 .
- the insulating substrate 111 is an insulating polymer film having a thickness of, for example, 75 ⁇ m.
- As the insulating polymer film for example, polyimide film such as tape automated bonding (TAB) tape is preferable.
- the insulating substrate (insulating polymer film) 111 acts as “an interposer” of the MCM shown in FIG. 3B.
- the wiring layers 121 a , . . . , 121 j , . . . , each having a thickness of, for example, 18 ⁇ m are bonded to a surface of the insulating substrate (insulating polymer film) 111 with adhesive.
- the ends of the Cu wiring layers 121 a , . . . , 121 j , . . . are projected into the device hole 731 forming a group of the inner leads 721 a , . . . , 721 j , . . .
- the Cu wiring layers 121 a , . . . , 121 j , . . . may be entirely plated with Au (gold) or the like.
- Each side of the rectangular silicon chip 131 is smaller than sides of rectangular window serving as the device hole 731 .
- the thickness of the silicon chip 131 is elected to be, for example, 50 ⁇ m.
- This silicon chip 131 is buried in the device hole 731 in a face up orientation.
- the respective bonding pads 821 a , . . . , 821 j , . . . provided on perimeter of the surface of the silicon chip 131 are bonded to the inner leads 721 a , . . . , 721 j , . . . through a thermocompression process called “gang bonding”. This process is referred as “inner lead bonding (ILB)”.
- interposer 111 another flexible substrate different from the TAB tape can be employed. Further, instead of the flexible substrate a rigid substrate, or a polymer substrate reinforced with woven fibers (e-glass, s-glass, quartz, aramid etc.) may be used as the interposer 111 .
- a rigid substrate or a polymer substrate reinforced with woven fibers (e-glass, s-glass, quartz, aramid etc.) may be used as the interposer 111 .
- a very common laminate material, consisting of epoxy and e-glass may be used. This glass epoxy is referred as “American National Standard Institute (ANSI) FR-4 grade substrate”.
- a beam lead having bump may be used to connect the interposer 111 to the silicon chip 131 .
- wire bonding method can be used to connect the interposer 111 to the silicon chip 131 .
- a sealed resin layer 141 is formed so as to cover a area in which the silicon chip 131 is buried in the device hole 731 and an adjacent area in which the connecting portions between the bonding pads 821 a , . . . , 821 j , . . . and inner leads 721 a , . . . , 721 j , . . . are included.
- This sealed resin layer 141 is buried in a gap between the sidewall of the device hole 731 and the semiconductor chip 131 .
- the sealed resin layer 141 is buried so as to have the same bottom level as the bottom plane of the insulating substrate 111 as shown in FIG. 3A.
- the thickness of the thin semiconductor package according to the first embodiment of the present invention as shown in FIG. 3A can be reduced to, for example, less than 200 ⁇ m.
- FIG. 3B it is permissible to assemble the MCM by laminating four pieces of the semiconductor packages, each of which described in FIG. 3A.
- the same first to fourth semiconductor packages as that shown in FIG. 3A is laminated on a MCM substrate 16 one by one.
- the thickness of each of the first to fourth semiconductor chips 131 - 134 mounted in the first to fourth semiconductor packages is smaller than that of each of the first to fourth insulating substrates 111 - 114 , respectively.
- Package wirings 17 a , . . . , 17 j, . . . are delineated on the surface of the MCM substrates 16 .
- the first semiconductor package has a first insulating substrate 111 , first wiring layers 121 a , . . . , 121 j ,. . . disposed on the surface of the first insulating substrate 111 , a first semiconductor chip 131 disposed in the first device hole of the first insulating substrate 111 , first inner-joint-conductors (inner leads) 721 a , . . . , 721 j , . . . for connecting at least part of the first bonding pads 821 a , . . . , 821 j , . . .
- first connection lands 151 a , . . . , 151 j , . . . are connected to the first wiring layers 121 a , . . . , 121 j , . . .
- the first device hole is formed so as to penetrate the central portion of the first insulating substrate 111 .
- the first semiconductor chip 131 is disposed in the first device hole such that its bottom surface is exposed so as to be flush with the bottom plane of the first insulating substrate 111 .
- First through holes are formed just below the first connection lands 151 a , . . . , 151 j , . . . within the first insulating substrate 111 .
- First stud conductors 251 a , . . . , 251 j , . . . are buried in the first through holes so as to be connected to the package wirings 17 a , . . . , 17 j , . . . on the surface of the MCM substrate 16 .
- a first sealing resin 141 is buried in a gap between the sidewall of the first device hole and the first semiconductor chip 131 .
- the bottom surface of the first sealing resin 141 is configured such that it flushes with the bottom plane of the first insulating substrate 111 .
- the second semiconductor package has a second insulating substrate 112 disposed above the first insulating substrate 111 , second wiring layers 122 a , . . . , 122 j , . . . disposed on the surface of the second insulating substrate 112 , second semiconductor chip 132 disposed in the second device hole of the second insulating substrate 112 , second inner-joint-conductors (inner leads) 722 a , . . . , 722 j , . . .
- the second connection lands 152 a , . . . , 152 j , . . . are connected to each other through land joint conductors 252 a , . . . , 252 j , . . .
- As the land joint conductors 252 a , . . . , 252 j , . . . , solder or other conductive adhesive may be used.
- the second device hole is formed so as to penetrate the central portion of the second insulating substrate 112 .
- the second semiconductor chip 132 is disposed in the second device hole such that its bottom is flush with the bottom plane of the second insulating substrate 112 .
- the second through hole is formed in the second insulating substrate just above each of the second connection lands 152 a , . . . , 152 j , . . .
- the second sealed resin 142 is buried in a gap between the sidewall of the second device hole and the second semiconductor chip 132 .
- the bottom of the second sealed resin 142 is exposed so that it is flush with the bottom plane of the second insulating substrate 112 .
- Second stud conductors 253 a , . . . , 253 j , . . . are buried in the second through holes.
- the third semiconductor package has a third insulating substrate 113 , third wiring layers 123 a , . . . , 123 j , . . . disposed on the surface of the third insulating substrate 113 , third semiconductor chip 133 disposed in the third device hole of the third insulating substrate 113 , third inner-joint-conductors (inner leads) 723 a , . . . , 723 j , . . . for connecting at least part of the third bonding pads 823 a , . . . , 823 j , . . .
- the third semiconductor package has third through holes formed just below the third connection lands 153 a , . . . , 153 j , . . . in the third insulating substrate 113 .
- the third device hole is formed so as to penetrate the central portion of the third insulating substrate 113 .
- the third semiconductor chip 133 is disposed in the third device hole such that its bottom is exposed.
- the bottom of the third semiconductor chip 133 is configured such that it is flush with the bottom plane of the third insulating substrate 113 .
- the fourth semiconductor chip 134 is disposed in a fourth device hole provided in the fourth insulating substrate 114 .
- the fourth semiconductor chip 134 is disposed such that its bottom is exposed. And it is configured such that the bottom of the fourth semiconductor chip 134 is flush with the bottom plane of the fourth insulating substrate 114 .
- the semiconductor packages according to the first embodiment are laminated in a vertical direction relative to the chip surface, they are configured such that back sides of upper and lower pieces in a vertical direction mate with each other. That is, the top and bottom surfaces of each of the packages are inverted. More specifically, the top and bottom surfaces of the adjacent packages, each having the same function, are inverted when they are laminated. Then, as shown in FIG. 4, it is preferable to prepare the upper and lower silicon chips 132 , 133 in a mirror symmetry topology as to the layout of the bonding pads.
- the second wiring layers 122 a , . . . , 122 j , . . . , the second inner leads 721 a , 721 j , and the second connection lands 152 a , . . . , 152 j , . . . of the interposer 112 are mirror-symmetrical to the third wiring layers 123 a , . . . , 123 j , . . .
- the insulating substrates 112 , 113 are stacked so that their back sides face each other. Then, the through holes just above the connection lands 152 a , . . . , 152 j , . . . of the second level become continuous with the through holes just below the connection lands 153 a , . . . , 153 j , . . . of the third level. If a hole is made in the center of each of the respective lands 151 a , 152 a , 153 a , 154 a , . . .
- 151 j , 152 j , 153 j , 153 j , . . . continuous through holes are produced from the lands 154 a , . . . , 154 j , . . . of the fourth level up to the package wirings 17 a , . . . , 17 j , . . . running on the surface of the MCM substrate 16 .
- the through holes are filled with conductive adhesive and then, the conductive adhesive is left to harden, thereby the connection lands 151 a , 152 a , 153 a , 154 a , 151 j , 152 j , 153 j , 15 j being electrically connected to the package wirings 17 a , . . . , 17 j , . . . of the MCM substrate 116 .
- the MCM according to the first embodiment has been achieved.
- the first embodiment has the following advantages because the thin semiconductor package is constructed in the above-described stacked structure.
- any wire does not cross on the interposers 113 , 112 , or the insulating substrate (insulating polymer film), like regions A 1 , A 2 indicated by two-dots and dash lines in plan views of the interposers 113 , 112 shown in FIGS. 5A, 5B. If there is a portion such as the regions A 1 , A 2 , there is a possibility that the portion becomes weak to bending or twisting stress. Further, at a portion having a concentrated fuse area on the silicon chip, mechanical strength of the chip may drop at the concentrated fuse area.
- the fuse-blow removes a passivation film at the concentrated fuse area, and the mechanical strength of the package may locally become lower at the blowed portion.
- the portions near the regions A 1 , A 2 indicated by the two-dots and dash line are moved so that the weak portion is dissipated. That is, if the top and bottom surfaces are inverted and the packages are shifted in parallel slightly in the length direction thereof, the packages can be stacked without overlaying the weak portions of the thin semiconductor package on the same plane. As a result, the breaking strength when the packages are laminated is averaged so that the portion weak to bending or twisting may be reinforced.
- each of thin silicon chips 131 , 132 , 133 , 134 each having a thickness of about 50 ⁇ m, can be mounted so as to form a thin semiconductor package of less than 200 ⁇ m.
- the four semiconductor packages can be laminated so that entire thickness of a thin MCM becomes to be less than 800 ⁇ m. That is, it is possible to provide a remarkably thin, practically high density MCM. For example, if this MCM is applied to a media card of a digital camera, the media card having a large memory capacity can be realized despite a small size and a thin structure.
- the thickness of the thin silicon chip 131 is reduced to about 30 ⁇ m, the thickness of a single thin semiconductor package can be reduced to less than 120 ⁇ m, so that the entire thickness of the MCM in which four pieces of the packages are laminated is 480 ⁇ m. If the thickness of the semiconductor package is set to less than four times of the thickness of the thin silicon chip as described above, it is very convenient for assembling a thin MCM having desired performance. Generally, the thickness of the thin silicon chip 131 may be selected in a range from 30 ⁇ m to 120 ⁇ m.
- the semiconductor package according to the first embodiment uses the thinner silicon chips 131 , 132 , 133 , 134 than the interposers 111 , 112 , 113 , 114 , a trouble associated with a leakage current, which may occur when the inner leads 721 a , . . . , 721 j , . . . ; 722 a , 722 j ; 723 a , . . . , 723 j , . . . ; . . . come into contact with the chip edge, can be prevented.
- a predetermined pattern of a semiconductor integrated circuit is defined on the surface of a silicon wafer 21 through a sequence of predetermined photolithography process, chemical vapor deposition (CVD) process, oxidation process, ion implantation process, etching process and the like. Then, passivation films such as phosphosilicate glass (PSG) film, boro-phosphosilicate glass (BPSG) film, silicon nitride film (Si 3 N 4 film) are deposited on the surface of the silicon wafer 21 . That is, a pattern 41 of the semiconductor integrated circuit is delineated periodically on the surface of the silicon wafer 21 according to step-and-repeat method by stepper machine, so as to define chip areas.
- PSG phosphosilicate glass
- BPSG boro-phosphosilicate glass
- Si 3 N 4 film silicon nitride film
- the silicon wafer 21 in which the LSI patterns are periodically delineated is fixed on a worktable 23 of a dicing machine, with a orientation such that the LSI pattern formed surface is facing upward, according to a predetermined method.
- the silicon wafer 21 is sucked with a vacuum chuck and fixed.
- the dicing blade 24 is rotated, and grooves 22 deeper than the thickness of the completed chip (for example 50 ⁇ m) are dug.
- the grooves 22 are formed in a matrix form, along the dicing lanes, by employing the dicing blade 24 .
- a bottom face of the silicon wafer 21 is ground according to, for example, “infield grinding method”. That is, as shown in FIG. 6C, the silicon wafer 21 held by the flat ring 25 and surface protecting tape 26 is sucked by and fixed to the work table 27 of the grinding unit. The bottom face of the silicon wafer 21 is ground with a grinding stone pressed thereto. At this time, the back face (grinding face) of the silicon wafer 21 is ground by rotating the grinding stone 28 and work table 27 until the back face reaches the bottoms of the grooves 22 . If the grinding face reaches the bottoms of the grooves 22 , the silicon wafer 21 is automatically divided into individual silicon chips. The depth of this grinding is determined by the consideration of the thickness of the completed silicon chips 131 , 132 , 133 , 134 , . . . (for example, 50 ⁇ m).
- an insulating polymer film (for example, polyimide film) tape which is 75 ⁇ m thick, having periodically arranged device holes 731 , 731 , 731 , . . . in the center thereof is prepared.
- Copper (Cu) foil 18 ⁇ m thick is laminated entirely on the surface of the insulating substrate (insulating polymer film) 111 in the form of tape.
- the thickness of the insulating substrate (insulating polymer film) 111 is for example, 75 ⁇ m and that the thickness of the Cu wiring layers 121 a , . . . , 121 j , . . . is 18 ⁇ m.
- the interposer 111 is placed on the table 12 and the thin silicon chips 131 , 131 , 131 , . . . are placed within the respective device holes 731 , 731 , 731 , . . . in a face up orientation.
- each of the bottom face of the silicon chips 131 , 131 , 131 , . . . coincides with the bottom plane of the interposer 111 .
- bonding pads 821 a , . . . , 821 j , . . . of each of the silicon chip 131 , 131 , . . . are bonded to the corresponding inner leads 721 a , . . . , 721 j , . . . with a bonding tool 30 according to single-point bonding method.
- adhesive tape 13 is spread over another table 14 , and the interposer 111 having the silicon chips 131 , 131 , 131 , . . . , bonded in the process shown in FIG. 6F, is placed thereon.
- a metal mask (stencil screen) 50 having a window pattern of a shape corresponding to the above described resin sealing portion is set up on the interposer 111 .
- a squeegee 51 is moved over an entire surface of the metal mask 50 so as to fill with the sealing resins 141 , 141 , 141 , . . . through the metal mask 50 .
- the sealing resins 141 , 141 , 141 , . . . are transferred to the periodically arranged locations of the interposer 111 through the metal mask 50 .
- the packages are formed continuously on the interposer 111 , which is a continuous tape. If separating the individual packages by cutting, the thin semiconductor packages having the structure shown in FIG. 3A are completed.
- the screen printing method is used for resin sealing according to the first embodiment, it is permissible to use for example, “potting method”, “laminate method” or the like.
- One of the purposes for laminating the packages is to increase the memory capacity.
- the thin silicon chips 131 , 132 , 133 , 134 operate in the same way and therefore this is meaningless.
- two pins are selected in each of the four packages and the four thin silicon chips 131 , 132 , 133 , 134 are distinguished depending on a way for supplying an electric power to the selected two pins.
- Specific address is set up for each of the thin silicon chips 131 , 132 , 133 , 134 , depending on whether or not an electric power is supplied to a particular pin. Then, each of the laminated thin silicon chips can operate independently.
- wiring layers are formed preliminarily on the specific address-setting pins of each of the interposers 111 , 112 , 113 , 114 .
- a pin to which no electric power is applied is determined for each of the interposers 111 , 112 , 113 , 114 .
- the wiring layer 121 k is punched out just before lamination process so as to cut the wiring 1231 k .
- four packages are laminated as shown in FIG.
- two wiring layers 121 j , 121 k ; 122 j , 122 k ; 123 j , 123 k ; 124 j , 124 k for selecting combinations of the applications of the electric power are metallized preliminarily for each of the interposers 111 , 112 , 113 , 114 .
- the combinations of wire cutting off process for the wiring layers 121 j , 121 k ; 122 j , 122 k ; 123 j , 123 k ; 124 j , 124 k are classified to four modes.
- a state where the wiring layer is disconnect is defined to be “0” and a state where the wiring layer is conductive is defined to be “1”
- four modes of address data namely, “0, 0”, “0, 1”, “1, 0”, “1, 1” can be assigned for each of the packages.
- the semiconductor package according to the second embodiment of the present invention has an insulating substrate 601 , a semiconductor 131 chip disposed above the main surface of the insulating substrate 601 , inner-joint-conductors 641 a , . . . , 641 j , . . . for connecting the semiconductor chip 131 to the insulating substrate 601 , and a sealing member 621 filled between the insulating substrate 601 and the semiconductor chip 131 .
- a plurality of wiring layers 611 a , . . . , 611 j , . . . such as the Cu wiring layers are disposed on the surface of the insulating substrate 601 .
- the thickness of the Cu wiring layers 611 a , . . . , 611 j , . . . is, for example, about 18 ⁇ m.
- plural bonding pads 821 a , . . . , 821 j , . . . are disposed on perimeter of the surface of the semiconductor chip 131 .
- the inner-joint-conductors 641 a , . . . , 641 j , . . . electrically connects at least part of plural bonding pads 821 a , . . . , 821 j , . . .
- the sealing member 621 adapted for electrically and mechanically connecting the semiconductor chip 131 to the insulating substrate 601 , is preferable to use anisotropic conductive material.
- the “anisotropic conductive material ” is an insulating polymer film, such as urethane resin, epoxy resin or the like, dispersed with metallic particles so that sufficient metallic particles are present to only allow conduction perpendicular to the plane of the substrate surface.
- the polymer film only conducts current in a direction perpendicular to the plane of the MCM substrate surface.
- Commonly used metallic particles in the ACF include gold (Au), silver (Ag), nickel (Ni), and titanium nickel alloy (Ti-Ni). Because the anisotropic conductive film has anisotropy that only a place applied with stress has conductivity, only portions near the bonding pads 821 a , . . . , 821 j , . . .
- the insulating substrate 601 functions as an interposer for the MCM.
- an insulating polymer film such as polyimide film may be used. More specifically, for example, TAB tape may be used as the insulating substrate 601 .
- the thickness of the insulating polymer film 601 may be, for example, about 75 ⁇ m.
- the thin silicon chip 131 having the thickness of about 50 ⁇ m is mounted in the center of the interposer 601 . That is, the wiring layers (Cu wirings) of the interposer 601 are connected, via the inner-joint-conductors 641 a , . . . , 641 j , . . . , to the thin silicon chip 131 in a flip-chip orientation, by the anisotropic conductive film 621 . Then, the Cu wiring layers 611 a , . . . , 611 j , . . . of the interposer 601 are stretching out from the surface of the thin silicon chip 131 so that connection lands 621 a , . . . , 621 j , . . . are formed.
- FIG. 8B As shown in FIG. 8B, four pieces of the semiconductor packages described with reference to FIG. 8A are laminated so as to assemble the MCM.
- first to fourth semiconductor packages each of which is the same as that of FIG. 8A are laminated on the MCM substrate 16 .
- the MCM substrate 16 has plural package wirings 17 a , . . . , 17 j , . . . on its main surface.
- the first semiconductor package has a first insulating substrate (first interposer) 601 , plural first wiring layers 611 a , . . . , 611 j , . . . disposed on the surface of the first insulating substrate 601 , a first semiconductor chip 131 disposed above the main surface of the first insulating substrate 601 , first inner-joint-conductors 641 a , . . ., 641 j , . . . for electrically connecting at least part of the plural first bonding pads of the first semiconductor chip 131 to the corresponding plural first wiring layers 611 a , . . . , 611 j , . . . and a first sealing member 621 filled between the first insulating substrate 601 and the first semiconductor chip 131 .
- the second semiconductor package has a second insulating substrate (second interposer) 602 , a second semiconductor chip 132 disposed above the main surface of the second insulating substrate 602 , and second inner-joint-conductors for electrically connecting the second semiconductor chip 132 to the second insulating substrate 602 .
- the second insulating substrate 602 is shifted by a predetermined distance along a plane parallel to the surface of the first insulating substrate 601 , relative to the first insulating substrate 601 .
- the second inner-joint-conductors connect at least part of the second bonding pads on the surface of the second semiconductor chip 132 to the corresponding plural second wiring layers 611 a , . . . , 611 j . . .
- the second sealing member 622 is filled between the second insulating substrate 602 and the second semiconductor chip 132 .
- the third semiconductor package has a third insulating substrate (third interposer) 603 , a third semiconductor chip 133 disposed above the main surface of the third insulating substrate 603 , third inner-joint-conductors for electrically connecting the third semiconductor chip 133 to the third insulating substrate 603 and a third sealing member 623 filled between the third insulating substrate 603 and the third semiconductor chip 133 and the like.
- the third insulating substrate 603 is shifted by a predetermined distance along a plane parallel to the surface of the second insulating substrate 602 relative to the second insulating substrate 602 .
- the fourth semiconductor package has a fourth insulating substrate (fourth interposer) 604 , a fourth semiconductor chip 134 disposed above the main surface of the fourth insulating substrate 604 , fourth inner-joint-conductors for electrically connecting the fourth semiconductor chip 134 to the fourth insulating substrate 604 and a fourth sealing member 624 filled between the fourth insulating substrate 604 and the fourth semiconductor chip 133 and the like.
- the fourth insulating substrate 604 is shifted by a predetermined distance along a plane parallel to the surface of the third insulating substrate 603 relative to third insulating substrate 603 .
- the Cu wiring layers 611 a , . . . , 611 j , . . . of the first insulating substrate (first interposer) 601 are stretching out from the surface of the thin silicon chip 131 so that the first connection lands 621 a , . . . , 621 j , . . . are formed.
- the Cu wiring layers 612 a , . . . , 612 j , . . . of the second insulating substrate (second interposer) 602 are stretching out from the surface of the thin silicon chip 132 so that the second connection lands 622 a , . . . , 622 j , . .
- the Cu wiring layers 613 a , . . . , 613 j , . . of the third insulating substrate (third interposer) 603 are stretching out from the surface of the thin silicon chip 133 so that the third connection lands 623 a , . . . , 623 j , . . . are formed.
- the Cu wiring layers 614 a , . . . , 614 j , . . . of the fourth insulating substrate (fourth interposer) 604 are stretching out from the surface of the thin silicon chip 134 so that the fourth connection lands 624 a , . . . , 624 j , . .
- the first connection lands 621 a , . . . , 621 j , . . . are connected to the package wirings 17 a , . . . , 17 j , . . . through first outer-joint-conductors 651 a , . . . , 651 j , . . . such as solder ball.
- the second connection lands 622 a , . . . , 622 j , . . . are connected to the first connection lands 621 a , . . . , 621 j , . . .
- the fourth connection lands 624 a , . . . , 624 j , . . are connected to the third connection lands 623 a , . . . , 623 j , . . . through the fourth outer-joint-conductors 654 a , . . . , 654 j . . .
- the MCM according to the second embodiment of the present invention is manufactured in a following manner.
- a tape-like insulating polymer film for example, polyimide film
- a Cu thin film about 18 ⁇ m thick is laminated entirely on the main surface of this insulating polymer film 601 .
- patterning is carried out according to photo-etching method so as to delineate plural patterns of the Cu wiring 12 a , . . . 12 j , . . . extending radiantly on the main surface of the continuous tape-like insulating polymer film 601 as shown in FIG. 9A.
- the opening portions 691 , 691 , 691 , . . . are respectively arranged for the completed second insulating substrate (second interposer) 602 , the completed third insulating substrate (third interposer) 603 and the completed fourth insulating substrate (fourth interposer) 604 .
- the first to fourth insulating substrates 601 , 602 , 603 , 604 are continuous as a continuous tape-like insulating polymer film at this stage.
- the silicon chips 132 , 133 , 134 are mounted on the corresponding chip mount regions periodically arranged on the continuous tape-like insulating polymer film, or the completed insulating polymer films 602 , 603 , 604 .
- the resin sheets 621 , 622 , 623 , 624 , . . . are melted, and then the continuous tape-like insulating polymer film 601 is kept at the temperature to cure the connecting resins 621 , 622 , 623 , 624 , . . .
- the silicon chips 131 , 132 , 133 , 134 are fixed periodically on the continuous tape-like insulating polymer film 601 (i.e. on the completed insulating polymer films 601 , 602 , 603 , 604 ).
- the silicon chips 131 , 132 , 133 , 134 are mounted in the opening portions 691 , . . . disposed periodically on the continuous tape-like insulating polymer film (interposer) 601 , 602 , 603 , 604 so that plural packages are formed continuously. Therefore, as shown in FIG. 9D, the individual interposers 601 , 602 , 603 , 604 are separated by cutting.
- FIG. 9D shows the first completed interposer 601 , for example. In the first interposer 601 , 16 Cu wires 12 a , 12 b , 12 c , . . . , 12 j , . . . 12 o , 12 p extending radiantly are indicated.
- the first to fourth completed interposers 601 , 602 , 603 , 604 having such structures are laminated so as to assemble the MCM shown in FIG. 8B.
- the first connection lands 621 a , . . . , 621 j , . . . are connected to the package wirings 17 a , . . . , 17 j , . . . through the first outer-joint-conductors 651 a , . . . , 651 j , . . . such as solder balls.
- the third connection lands 623 a , . . . , 623 j , . . . are connected to the second connection lands 622 a , . . . , 622 j , . . . through the third outer-joint-conductors 653 a , . . . , 653 j , . . .
- connection lands 624 a , . . . , 624 j , . . . are connected to the third connection lands 623 a , . . . , 623 j , . . . through the fourth outer-joint-conductors 654 a , . . . , 654 j , . . .
- FIGS. 10A, 10B, 10 C are laminated sectional view, side view and plan view showing a structure of the MCM according to the third embodiment of the present invention.
- the MCM substrate 16 has plural package wirings 174 a , 173 a , 172 a , 171 a , 174 b , 173 b , 172 b , 171 b , . . . 174 j , 173 j , 172 j , 171 j ,
- the first semiconductor package has a first insulating substrate (first interposer) 601 , plural first wiring layers 611 a , . . . , 611 j , . . . disposed on the surface of the first insulating substrate 601 , a first semiconductor chip 131 disposed in flip-chip orientation above the main surface of the first insulating substrate 601 , first inner-joint-conductors 641 a , . . . , 641 j , . . . for electrically connecting at least part of the plural first bonding pads on the surface of the first conductor chip 131 to the corresponding plural first wiring layers 611 a , . . . , 611 j , . . . , and first sealing member 621 filled between the first insulating substrate 601 and the first semiconductor chip 131 .
- first interposer plural first wiring layers 611 a , . . . , 611 j , . .
- the second semiconductor package has a second insulating substrate (second interposer) 602 , second semiconductor chip 132 disposed in flip-chip orientation above the main surface of the second insulating substrate 602 , second inner-joint-conductors for electrically connecting the second semiconductor chip 132 to the second insulating substrate 602 , and second sealing member 622 filled between the second insulating substrate 602 and the second semiconductor chip 132 .
- the second insulating-substrate 602 is shifted by a predetermined distance along a plane parallel to the surface of the first insulating substrate 601 , relative to the first insulating substrate 601 .
- the second inner-joint-conductors electrically connect at least part of the plural second bonding pads on the surface of the second semiconductor chip 132 to the corresponding plural second wiring layers.
- the third semiconductor package has a third insulating substrate (third interposer) 603 , a third semiconductor chip 133 disposed in flip-chip orientation above the main surface of the third insulating substrate 603 , third inner-joint-conductors for electrically connecting the third semiconductor 133 to the third insulating substrate 603 and third sealing member filled between the third insulating subtracting 603 and the third semiconductor chip 133 .
- the third insulating substrate 603 is shifted by a predetermined distance along a plane parallel to the surface of the first insulating substrate 601 , relative to the second insulating substrate 602 .
- the fourth semiconductor package has a fourth insulating substrate (fourth interposer), a fourth semiconductor chip 134 disposed in flip-chip orientation above the main surface of the fourth insulating substrate 604 , fourth inner-joint-conductors for electrically connecting the fourth insulating substrate 604 to the fourth semiconductor chip 133 and the like.
- the fourth insulating substrate 604 is shifted by a predetermined distance along a plane parallel to the surface of the first insulating substrate 601 , relative to the third insulating substrate 603 .
- the Cu wiring layers 611 a , . . . , 611 j , . . . of the first insulating substrate (first interposer) are stretching out from the surface of the thin silicon chip 131 so that first outer leads 751 a , . . . , 751 j , . . . are formed.
- the Cu wiring layers 612 a , . . . , 612 j , . . . of the second insulating substrate (second interposer) are stretching out from the surface of the thin silicon chip 132 so that second outer leads 752 a , . . . , 752 j , . . . are formed.
- the Cu wiring layers 613 a , . . . , 613 j , . . . of the third insulating substrate (third interposer) 603 are stretching out from the surface of the thin silicon chip 133 so that third outer leads 753 a , . . . , 753 j , . . . are formed.
- the Cu wiring layers 614 a , . . . , 614 j , . . . of the fourth insulating substrate (fourth interposer) 604 are stretching out from the surface of the thin silicon chip 134 so that fourth outer leads 754 a , . . . , 754 j , . . . are formed.
- the first outer leads 751 a , . . . , 751 j , . . . are connected to the package wirings 171 a , 171 j as shown in FIG. 10C.
- the second outer leads 752 a , . . . , 752 j , . . . are connected to the package wirings 172 a , . . . , 172 j , . . .
- the third outer leads 753 a , . . . , 753 j , . . . are connected to the package wirings 173 a , . . . , 173 j , . . .
- the fourth outer leads 754 a , . . . , 754 j , . . . are connected to the package wirings 174 a , . . . , 174 j , . . .
- the packages are laminated so that the upper and lower packages are shifted to each other in order to reinforce portions of the package weak in mechanical strength.
- the respective outer leads 751 a , . . . , 751 j , . . . , 754 a , . . . , 754 j , . . . extending from each of the first to fourth level packages connect to the corresponding package wirings 171 a , . . . , 171 j , . . . , 174 a , . . . , 174 j , . . . delineated respectively on the MCM substrate 16 , in a shifted topology.
- the stacked configuration of the MCM according to the third embodiment of the present invention eliminates the necessity of preparing two kinds of mirror symmetrical packages unlike the stacked configuration according to the first embodiment.
- gourd-shaped connection lands can be employed instead of the oval-shaped connection lands.
- two circular holes can be disposed in each of gourd-shaped connection lands, respectively.
Abstract
A semiconductor package of this invention has an insulating substrates, wiring layers disposed on the surface of the insulating substrate, a semiconductor chip disposed in a device hole provided in the insulating substrate, inner-joint-conductors for connecting at least part of the bonding pads on the surface of the semiconductor chip to the corresponding inner-joint-conductors and connection lands connected to the wiring layers. The device hole is provided so that it goes through the center of the insulating substrate. The semiconductor chip is thinner than the insulating substrate. Then, this semiconductor chip is disposed in the device hole such that a bottom thereof is flush with a bottom plane of the insulating substrate. Further, this invention provides a MCM in which plural pieces of the thin semiconductor packages are laminated. In the MCM, the semiconductor packages are laminated such that top and bottom faces of the thin silicon chip are inverted. Predetermined connection lands are electrically connected to each other through a connecting conductor. This MCM has a high mechanical strength in its stacked structure and there is a low possibility that crack may occur in the package due to stress in the bending direction.
Description
- 1. Field of the Invention
- The present invention relates to a very thin semiconductor package mounting a very thin semiconductor chip, multichip module (MCM) in which plural pieces of the very thin semiconductor packages are laminated, and manufacturing method for the same very thin semiconductor package and MCM.
- 2. Description of the Related Art
- FIG. 1 is a cross sectional view of a conventional MCM in which the semiconductor packages are laminated. This MCM has a structure in which two semiconductor packages are laminated by tape carrier package (TCP) architecture in a space having a restricted height. In the lower TCP,
Cu wiring layers polyimide film 101, which is an insulating substrate. End portions of theCu wiring layers inner leads inner leads silicon chip 94. Further, the silicon chip 104 is bonded to theinsulating substrate 101 with insulating adhesive (not shown). A top portion of thesilicon chip 94 and theinner leads resin layer 95 made of epoxy or the like.Cu wiring layers polyimide film 102 on the upper TCP. End portions of theCu wiring layers inner leads inner leads silicon chip 96. Further, thesilicon chip 96 is attached to theinsulating substrate 102 with insulating adhesive (not shown). A top portion of thesilicon chip 96 and theinner leads resin layer 97. In such a conventional semiconductor package having upper/lower levels structure, the thickness of thesilicon chips - There are increasing demands recently for reductions in thickness, geometrical size, weight and the like in the field of IC cards, portable information instruments or mobile multimedia applications and the like. However, because the height of the package from its mounting face of the MCM substrate is quite high, the MCM shown in FIG. 1 is not capable of satisfying the recent demands such as the reduction in thickness.
- Accordingly, the present invention has been conceived to solve the above described problems and, therefore, it is an object of the invention is to provide a very thin semiconductor package suitable for a stacked structure, and strong against stress in a bending direction.
- Another object of the invention is to provide an MCM, which is very thin in total thickness, and has a high breaking strength when the semiconductor packages are laminated.
- More specifically, it is still another object to provide a very thin MCM in which an occurrence of crack in the package due to stress in the bending direction is prevented effectively.
- A still another object of the present invention is to provide a manufacturing method for a very thin MCM, having a high breaking strength.
- To achieve the above object, a first feature of the present invention inheres in a semiconductor package having: insulating substrates; wiring layers disposed on the surface of the insulating substrate; a semiconductor chip disposed in a device hole provided in the insulating substrate; inner-joint-conductors for connecting at least part of the bonding pads on the surface of the semiconductor chip to the corresponding wiring layers; and connection lands connected to the wiring layers. The device hole is provided so as to penetrate the central portion of the insulating substrate. The thickness of the semiconductor chip is smaller than that of the insulating substrate. Then, the semiconductor chip is disposed in the device hole such that a bottom thereof is flush with a bottom plane of the insulating substrate.
- According to the first feature of the present invention, the thickness of the semiconductor chip is reduced smaller than the normally used thickness. As the semiconductor chip, an element semiconductor such as silicon (Si), germanium (Ge), etc. or a compound semiconductor chip such as gallium arsenide (GaAs), gallium phosphide (GaP), indium phosphide (InP), silicon carbide (SiC), etc. may be employed. And according to the semiconductor package of the first feature, a very thin semiconductor package is achieved.
- A second feature of the present invention lies in laminated structure assembled by plural pieces of the semiconductor packages, each of the semiconductor packages is already stated in the first feature of the present invention. That is, according to the second feature of the present invention, first and second semiconductor packages, each having the above-described first feature of the present invention, are laminated, for example. The first semiconductor package has: a first insulating substrate; first wiring layers disposed on the first insulating substrate; a first semiconductor chip disposed in a first device hole of the first insulating substrate; first inner-joint-conductors for connecting the first bonding pads to the first internal wiring layers; first connection lands connected to the first wiring layers. On the other hand, the second semiconductor package has a second insulating substrate disposed above the first insulating substrate; second wiring layers disposed on the second insulating substrate; a second semiconductor chip disposed in the second device hole of the second insulating substrate; second inner-joint-conductors for connecting the second semiconductor chip to the second wiring layers; and second connection lands electrically connected to the first connection lands.
- Here, the first device hole is formed so as to penetrate the central portion of the first insulating substrate. Likewise, the second device hole is formed so as to penetrate the central portion of the second insulating substrate. The thickness of the first and second semiconductor chip is smaller than that of the first and second insulating substrates. The first semiconductor chip is disposed in the first device hole such that a bottom thereof is flush with a bottom plane of the first insulating substrate. The second semiconductor chip is disposed in the second device hole such that a bottom thereof is flush with a bottom plane of the second insulating substrate. The first inner-joint-conductors connect at least part of the first bonding pads on the first semiconductor chip to the corresponding first wiring layers. The second inner-joint-conductors connect at least part of the second bonding pads on the second semiconductor chip to the corresponding first wiring layers.
- According to the MCM of the second feature of the invention, plural pieces of the thin semiconductor packages are laminated on the MCM substrate. And the upper and lower semiconductor packages in a vertical direction are connected through their predetermined connection lands. Therefore, the thin semiconductor packages can be stacked in multi-levels in a preferable fashion, thereby the stacked performance being remarkably improved. If the present invention is applied to, for example, a media card of a digital camera, the media card having a large memory capacity despite a small size can be achieved. Further, because the semiconductor packages are laminated with the top and bottom surfaces of the thin silicon chips inverted and the predetermined connection lands are electrically connected, they can be stacked such that weak portions of the thin semiconductor packages are not aligned on the same projection plane. As a result, the breaking strength of the MCM when the semiconductor packages are laminated is increased and the portion of the package weak to stress in the bending direction can be reinforced, so that an occurrence of crack in the package can be prevented.
- Further, because the wiring layer corresponding to an electrode designed not to be electrically connected may be cut off in the package level, just before a lamination process, it is possible to assign each of chips in stacked semiconductor packages with a specific address and determine wiring layout for selection of the specific address. As a result, the respective stacked thin silicon chips can be operated independently of each other.
- According to a third feature of the present invention, the first and second semiconductor packages are laminated like the MCM of the second feature. Here, the first semiconductor package has: a first insulating substrate; first wiring layers disposed on the first insulating substrate; a first semiconductor chip disposed above a main surface of the first insulating substrate; first inner-joint-conductors for electrically connecting at least part of the first bonding pads to the corresponding first wiring layers; and a first sealing member filled between the first insulating substrate and the first semiconductor chip. On the other hand, the second semiconductor package has a second insulating substrate shifted by a predetermined distance along a plane parallel to the first insulating substrate relative thereto, having second wiring layers electrically connected to the first wiring layers; a second semiconductor chip disposed above the main surface of the second insulating substrate; second inner-joint-conductors for electrically connecting at least part of the second bonding pads to corresponding one of the second wiring layers; and a second sealing member filled between the second insulating substrate and the second semiconductor chip.
- According to the MCM of the third feature of the present invention, plural pieces of the thin semiconductor packages are laminated on the MCM substrate, and conductors connect the upper and lower semiconductor packages through their predetermined electrodes. Therefore, the thin semiconductor packages can be stacked in multi-levels in a preferable fashion, thereby the stacked performance being remarkably improved. Further, because the respective semiconductor packages are placed so that they move horizontally with respect to the plane of a lower semiconductor package and the predetermined electrodes are electrically connected, the mechanical strength is made uniform so that an occurrence of crack in the package becomes hard to occur. Further, it is not necessary to prepare two kinds of the mirror symmetrical packages, and therefore the number of the kinds of necessary packages can be reduced.
- A fourth feature of the present invention lies in a method for manufacturing a multi-chip module having the steps of: (a) thinning a first semiconductor chip having first bonding pads and a second semiconductor chip having second bonding pads to 10 μm-150 μm in thickness, respectively; (b) delineating package wirings on a main surface of a MCM substrate; (c) preparing a first insulating substrate having a first device hole and a second insulating substrate having a second device hole; (d) delineating first wiring layers and first connection lands connected to the first wiring layers on the first insulating substrate; (e) delineating second wiring layers and second connection lands connected to the second wiring layers on the second insulating substrate; (f) placing the first and second insulating substrates on a table so as to mount the first and second semiconductor chips in the first and second device holes; (g) connecting the first bonding pads to the corresponding first wiring layers through first inner-joint-conductors; (h) connecting the second bonding pads to the corresponding second wiring layers through second inner-joint-conductors; (i) sealing the first semiconductor chip and the first inner-joint-conductor with resin and sealing the second semiconductor chip and the second inner-joint-conductor with resin; (j) mounting the first insulating substrate on the MCM substrate so as to electrically connect the package wirings to the first connection lands; and (k) mounting the second insulating substrate on the first insulating substrate so as to electrically connect the first connection lands to the second connection lands.
- A fifth feature of the present invention lies in a method for manufacturing a multi-chip module having the steps of: (a) thinning a first semiconductor chip having first bonding pads and a second semiconductor chip having second bonding pads to 10 μm-150 μm in thickness, respectively; (b) delineating package wirings on a main surface of a MCM substrate; (c) preparing a first insulating substrate and a second insulating substrate; (d) delineating first wiring layers on the first insulating substrate; (e) delineating second wiring layers on the second insulating; (f) depositing selectively a sealing member in a first chip mount region on a main surface of the first insulating substrate, mounting the first semiconductor chip at the position of the sealing member and connecting the first bonding pads to the corresponding first wiring layers through first inner-joint-conductors; (g) depositing selectively a sealing member in a second chip mount region on a main surface of the second insulating substrate, mounting the second semiconductor chip at the position of the sealing member and connecting the second bonding pads to the corresponding second wiring layers through second inner-joint-conductors; (h) mounting the first insulating substrate on the MCM substrate and connecting electrically the package wirings to the first wiring layers; and (i) mounting the second insulating substrate on the first insulating substrate by shifting it by a predetermined distance along a plane parallel to the first insulating substrate relative thereto and connecting electrically the first wiring layers to the second wiring layers.
- Other and further objects and features of the present invention will become obvious upon an understanding of the illustrative embodiments about to be described in connection with the accompanying drawings or will be indicated in the appended claims, and various advantages not referred to herein will occur to one skilled in the art upon employing of the invention in practice.
- FIG. 1 is a cross sectional view of a conventional MCM in which two semiconductor packages are laminated;
- FIG. 2 is a schematic cross sectional view of a semiconductor package as a comparative example;
- FIG. 3A is a cross sectional view of a semiconductor package according to a first embodiment of the present invention;
- FIG. 3B is a cross sectional view of the MCM according to the first embodiment of the present invention, assembled by laminating four semiconductor packages, each of which is shown in FIG. 3A;
- FIG. 4 is a diagram for explaining a symmetrical relation of an upper and a lower semiconductor chips convenient for laminating the semiconductor packages according to the first embodiment of the present invention;
- FIGS. 5A and 5B are diagrams for explaining a symmetrical relation of an upper and a lower semiconductor packages convenient for laminating the semiconductor packages according to the first embodiment of the present invention;
- FIGS. 6A to6G are cross sectional process diagrams showing a manufacturing method for the thin semiconductor package of the first embodiment;
- FIG. 7A is a cross sectional view showing a structure for selecting a specific silicon chip address in the semiconductor package of the first embodiment of the present invention;
- FIG. 7B is a plan view corresponding to FIG. 7A, namely FIG. 7A is the cross sectional view taken along the line VI-VI of FIG. 7B;
- FIG. 8A is a cross sectional view of a discrete semiconductor package according to a second embodiment of the present invention;
- FIG. 8B is a cross sectional view of the MCM according to the second embodiment of the present invention, constructed by laminating the discrete semiconductor packages, each of which is shown in FIG. 8A;
- FIGS. 9A to9D are process diagrams for showing a manufacturing method for the thin semiconductor package according to the second embodiment of the present invention;
- FIG. 10A is a cross sectional view of the MCM according to a third embodiment of the present invention;
- FIG. 10B is a side view, observed along a direction perpendicular to the direction of the cross-sectional plane of the FIG. 10A, showing a structure of the MCM according to the third embodiment of the present invention; and
- FIG. 10C is a plan view showing a structure of the MCM according to the third embodiment of the present invention.
- FIG. 11 is a plan view showing connection lands of the semiconductor package according to the other embodiment of the present invention.
- Various embodiments of the present invention will be described with reference to the accompanying drawings. It is to be noted that the same or similar reference numerals are applied to the same or similar parts and elements throughout the drawings, and the description of the same or similar parts and elements will be omitted or simplified. Generally and as it is conventional in the representation of semiconductor devices, it will be appreciated that the various drawings are not drawn to scale from one figure to another nor inside a given figure, and in particular that the layer thicknesses are arbitrarily drawn for facilitating the reading of the drawings. In the following descriptions, numerous specific details are set fourth to provide a through understanding of the present invention. However, it will be obvious to those skilled in the art that the present invention may be practiced without such specific details.
- To reduce the thickness of the semiconductor package further, the inventor of the present invention has used a
thin silicon chip 205 thinner than an insulatingsubstrate 201 as shown in FIG. 2. And the inventor has considered, evaluated and assessed a semiconductor package in which thisthin silicon chip 205 is completely buried in adevice hole 204 of the insulatingsubstrate 201 as shown in FIG. 2. The semiconductor package shown in FIG. 2 has used polyimide film as the insulatingsubstrate 201, and Cu wiring layers 202 a, 202 j were disposed on the top side thereof. Ends of the Cu wiring layers 202 a, 202 j served asinner leads thin silicon chip 205. Thisthin silicon chip 205 was as thin as, for example, 30 μm-120 μm. Thethin silicon chip 205 and the inner leads 203 a, 203 j were sealed and buried in thedevice hole 204 byresin 206 such as epoxy. - If a semiconductor package was assembled with the
thin silicon chip 205 shown in FIG. 2, the entire thickness of the package can be reduced to less than 200 μm. However, although the entire thickness of the package was able to reduced towards less than 200 μ m by using the structure of the semiconductor package shown in FIG. 2, the mechanical strength of the package itself was found to be very weak. If stress was applied in a bending direction when the MCM was assembled with the overlaying structure shown in FIG. 1, there was found a problem that a crack has occurred in the MCM. - As shown in FIG. 3A, the semiconductor package according to the first embodiment of the present invention has an insulating
substrate 111, wiring layers 121 a, . . . , 121 j, . . . disposed on the surface of this insulatingsubstrate 111, asemiconductor chip 131 disposed in thedevice hole 731 provided in the insulatingsubstrate 111. A plurality ofbonding pads 821 a, . . . , 821 j, . . . are disposed on the surface of thesemiconductor chip 131. The semiconductor package according to the first embodiment further has inner-joint-conductors (inner leads) 721 a, . . . , 721 j, . . . for connecting thebonding pads 821 a, . . . , 821 j, . . . to the corresponding wiring layers 121 a, . . . , 121 j, . . . And connection lands 151 a, . . . , 151 j, . . . are connected to the wiring layers 121 a, . . . , 121 j . . . The device holes 731 are provided so as to penetrate a central portion of the insulatingsubstrate 111. Thesemiconductor chip 131 is made thinner than the insulatingsubstrate 111. Thesemiconductor chip 131 is disposed in thedevice hole 731 such that its bottom surface is exposed so that the bottom level is flush with the bottom plane of the insulatingsubstrate 111. The insulatingsubstrate 111 is an insulating polymer film having a thickness of, for example, 75 μm. As the insulating polymer film, for example, polyimide film such as tape automated bonding (TAB) tape is preferable. The insulating substrate (insulating polymer film) 111 acts as “an interposer” of the MCM shown in FIG. 3B. - The wiring layers121 a, . . . , 121 j, . . . , each having a thickness of, for example, 18 μm are bonded to a surface of the insulating substrate (insulating polymer film) 111 with adhesive. The ends of the Cu wiring layers 121 a, . . . , 121 j, . . . are projected into the
device hole 731 forming a group of the inner leads 721 a, . . . , 721 j, . . . Although details are not shown, the end portions of the inner leads 721 a, . . . , 721 j, . . . are electro- or electroless plated with Au (gold) or the like to facilitate connection thereof with thebonding pads 821 a, . . . , 821 j. . . The Cu wiring layers 121 a, . . . , 121 j, . . . may be entirely plated with Au (gold) or the like. - Each side of the
rectangular silicon chip 131 is smaller than sides of rectangular window serving as thedevice hole 731. The thickness of thesilicon chip 131 is elected to be, for example, 50 μm. Thissilicon chip 131 is buried in thedevice hole 731 in a face up orientation. Therespective bonding pads 821 a, . . . , 821 j, . . . provided on perimeter of the surface of thesilicon chip 131 are bonded to the inner leads 721 a, . . . , 721 j, . . . through a thermocompression process called “gang bonding”. This process is referred as “inner lead bonding (ILB)”. The inner leads 721 a, . . . , 721 j, . . . can be bonded tobonding pads 821 a, . . . , 821 j, . . . using soldering, by heating with pressure. As theinterposer 111, another flexible substrate different from the TAB tape can be employed. Further, instead of the flexible substrate a rigid substrate, or a polymer substrate reinforced with woven fibers (e-glass, s-glass, quartz, aramid etc.) may be used as theinterposer 111. As the rigid substrate, a very common laminate material, consisting of epoxy and e-glass may be used. This glass epoxy is referred as “American National Standard Institute (ANSI) FR-4 grade substrate”. - Further, a beam lead having bump may be used to connect the
interposer 111 to thesilicon chip 131. Further, wire bonding method can be used to connect theinterposer 111 to thesilicon chip 131. - A sealed
resin layer 141 is formed so as to cover a area in which thesilicon chip 131 is buried in thedevice hole 731 and an adjacent area in which the connecting portions between thebonding pads 821 a, . . . , 821 j, . . . andinner leads 721 a, . . . , 721 j, . . . are included. This sealedresin layer 141 is buried in a gap between the sidewall of thedevice hole 731 and thesemiconductor chip 131. The sealedresin layer 141 is buried so as to have the same bottom level as the bottom plane of the insulatingsubstrate 111 as shown in FIG. 3A. The connection lands 151 a, . . . , 151 j, . . . are connected to the Cu wiring layers 121 a, . . . , 121 j, . . . Throughholes 741 a, . . . , 741 j, . . . , are respectively formed just below the connection lands 151 a, . . . , 151 j, . . . within the insulating substrate 11. The thickness of the thin semiconductor package according to the first embodiment of the present invention as shown in FIG. 3A can be reduced to, for example, less than 200 μm. - Then, as shown in FIG. 3B, it is permissible to assemble the MCM by laminating four pieces of the semiconductor packages, each of which described in FIG. 3A. Namely, in FIG. 3B, the same first to fourth semiconductor packages as that shown in FIG. 3A is laminated on a
MCM substrate 16 one by one. The thickness of each of the first to fourth semiconductor chips 131-134 mounted in the first to fourth semiconductor packages is smaller than that of each of the first to fourth insulating substrates 111-114, respectively. Package wirings 17 a, . . . , 17 j, . . . are delineated on the surface of theMCM substrates 16. - The first semiconductor package has a first insulating
substrate 111, first wiring layers 121 a, . . . , 121 j,. . . disposed on the surface of the first insulatingsubstrate 111, afirst semiconductor chip 131 disposed in the first device hole of the first insulatingsubstrate 111, first inner-joint-conductors (inner leads) 721 a, . . . , 721 j, . . . for connecting at least part of thefirst bonding pads 821 a, . . . , 821 j, . . . on the surface of thefirst semiconductor chip 131 to at least part of the corresponding first wiring layers 121 a, . . . , 121 j, . . . First connection lands 151 a, . . . , 151 j, . . . are connected to the first wiring layers 121 a, . . . , 121 j, . . . The first device hole is formed so as to penetrate the central portion of the first insulatingsubstrate 111. Thefirst semiconductor chip 131 is disposed in the first device hole such that its bottom surface is exposed so as to be flush with the bottom plane of the first insulatingsubstrate 111. First through holes are formed just below the first connection lands 151 a, . . . , 151 j, . . . within the first insulatingsubstrate 111.First stud conductors 251 a, . . . , 251 j, . . . are buried in the first through holes so as to be connected to the package wirings 17 a, . . . , 17 j, . . . on the surface of theMCM substrate 16. Afirst sealing resin 141 is buried in a gap between the sidewall of the first device hole and thefirst semiconductor chip 131. The bottom surface of thefirst sealing resin 141 is configured such that it flushes with the bottom plane of the first insulatingsubstrate 111. - On the other hand, the second semiconductor package has a second insulating
substrate 112 disposed above the first insulatingsubstrate 111, second wiring layers 122 a, . . . , 122 j, . . . disposed on the surface of the second insulatingsubstrate 112,second semiconductor chip 132 disposed in the second device hole of the second insulatingsubstrate 112, second inner-joint-conductors (inner leads) 722 a, . . . , 722 j, . . . for connecting at least part of thesecond bonding pads second semiconductor chip 132 to at least part of the corresponding second wiring layers 122 a, . . . , 122 j, . . . and second connection lands 152 a, . . . , 152 j, . . . connected to the second wiring layers 122 a, . . . , 122 j, . . . and electrically connected to the first connection lands 151 a, . . . , 151 j. . . The first connection lands 151 a, . . . , 151 j, . . . and the second connection lands 152 a, . . . , 152 j, . . . are connected to each other through landjoint conductors 252 a, . . . , 252 j, . . . As the landjoint conductors 252 a, . . . , 252 j, . . . , solder or other conductive adhesive may be used. The second device hole is formed so as to penetrate the central portion of the second insulatingsubstrate 112. Thesecond semiconductor chip 132 is disposed in the second device hole such that its bottom is flush with the bottom plane of the second insulatingsubstrate 112. The second through hole is formed in the second insulating substrate just above each of the second connection lands 152 a, . . . , 152 j, . . . The second sealedresin 142 is buried in a gap between the sidewall of the second device hole and thesecond semiconductor chip 132. The bottom of the second sealedresin 142 is exposed so that it is flush with the bottom plane of the second insulatingsubstrate 112.Second stud conductors 253 a, . . . , 253 j, . . . are buried in the second through holes. - The third semiconductor package has a third
insulating substrate 113, third wiring layers 123 a, . . . , 123 j, . . . disposed on the surface of the third insulatingsubstrate 113,third semiconductor chip 133 disposed in the third device hole of the third insulatingsubstrate 113, third inner-joint-conductors (inner leads) 723 a, . . . , 723 j, . . . for connecting at least part of thethird bonding pads 823 a, . . . , 823 j, . . . on the surface of thethird semiconductor chip 133 to at least part of the corresponding third wiring layers 123 a, . . . , 123 j, . . . And third connection lands are connected to the third wiring layers 123 a, . . . , 123 j, . . . . Further, the third semiconductor package has third through holes formed just below the third connection lands 153 a, . . . , 153 j, . . . in the third insulatingsubstrate 113. Thesecond stud conductors 253 a, . . . , 253 j, . . . extends from a side of the second semiconductor package so as to be buried in each of the third through holes. The third device hole is formed so as to penetrate the central portion of the third insulatingsubstrate 113. Thethird semiconductor chip 133 is disposed in the third device hole such that its bottom is exposed. The bottom of thethird semiconductor chip 133 is configured such that it is flush with the bottom plane of the third insulatingsubstrate 113. - In the fourth semiconductor package also, the
fourth semiconductor chip 134 is disposed in a fourth device hole provided in the fourth insulatingsubstrate 114. Thefourth semiconductor chip 134 is disposed such that its bottom is exposed. And it is configured such that the bottom of thefourth semiconductor chip 134 is flush with the bottom plane of the fourth insulatingsubstrate 114. - If, as shown in FIG. 3B, the semiconductor packages according to the first embodiment are laminated in a vertical direction relative to the chip surface, they are configured such that back sides of upper and lower pieces in a vertical direction mate with each other. That is, the top and bottom surfaces of each of the packages are inverted. More specifically, the top and bottom surfaces of the adjacent packages, each having the same function, are inverted when they are laminated. Then, as shown in FIG. 4, it is preferable to prepare the upper and
lower silicon chips - And further, it is preferable to prepare the upper and
lower interposers interposer 112 are mirror-symmetrical to the third wiring layers 123 a, . . . , 123 j, . . . , the third inner leads 723 a, . . . , 723 j, . . . and the third connection lands 153 a, . . . , 153 j, . . . , respectively, of theinter poser 113. It is permissible to employ another topology such that any one of the silicon chip and wiring is mirror symmetrical. - As shown in FIG. 3B, the insulating
substrates respective lands lands 154 a, . . . , 154 j, . . . of the fourth level up to the package wirings 17 a, . . . , 17 j, . . . running on the surface of theMCM substrate 16. With this condition, the through holes are filled with conductive adhesive and then, the conductive adhesive is left to harden, thereby the connection lands 151 a, 152 a, 153 a, 154 a, 151 j, 152 j, 153 j, 15 j being electrically connected to the package wirings 17 a, . . . , 17 j, . . . of the MCM substrate 116. Then, the MCM according to the first embodiment has been achieved. - The first embodiment has the following advantages because the thin semiconductor package is constructed in the above-described stacked structure.
- (1) For example, there may be a portion which any wire does not cross on the
interposers interposers - (2) In the MCM according to the first embodiment, each of
thin silicon chips thin silicon chip 131 is reduced to about 30 μm, the thickness of a single thin semiconductor package can be reduced to less than 120 μm, so that the entire thickness of the MCM in which four pieces of the packages are laminated is 480 μm. If the thickness of the semiconductor package is set to less than four times of the thickness of the thin silicon chip as described above, it is very convenient for assembling a thin MCM having desired performance. Generally, the thickness of thethin silicon chip 131 may be selected in a range from 30 μm to 120 μm. - (3) Because the semiconductor package according to the first embodiment uses the
thinner silicon chips interposers - Next, a manufacturing method for the thin semiconductor package according to the first embodiment will be described.
- (a) First, a predetermined pattern of a semiconductor integrated circuit is defined on the surface of a
silicon wafer 21 through a sequence of predetermined photolithography process, chemical vapor deposition (CVD) process, oxidation process, ion implantation process, etching process and the like. Then, passivation films such as phosphosilicate glass (PSG) film, boro-phosphosilicate glass (BPSG) film, silicon nitride film (Si3N4 film) are deposited on the surface of thesilicon wafer 21. That is, apattern 41 of the semiconductor integrated circuit is delineated periodically on the surface of thesilicon wafer 21 according to step-and-repeat method by stepper machine, so as to define chip areas. There are dice cutting lanes in a matrix form between the periodically arranged chip areas. Then, as shown in FIG. 6A, thesilicon wafer 21 in which the LSI patterns are periodically delineated is fixed on aworktable 23 of a dicing machine, with a orientation such that the LSI pattern formed surface is facing upward, according to a predetermined method. For example, thesilicon wafer 21 is sucked with a vacuum chuck and fixed. Then, thedicing blade 24 is rotated, andgrooves 22 deeper than the thickness of the completed chip (for example 50 μm) are dug. Thegrooves 22 are formed in a matrix form, along the dicing lanes, by employing thedicing blade 24. - (b) Next, as shown in FIG. 6B, a
flat ring 25 is bonded to asurface protecting tape 26. Wrinkles on thesurface protecting tape 26 are removed with theflat ring 25. Then, the LSI pattern formedsurface 41 of thesilicon wafer 21 in which thegrooves 22 are dug is bonded and fixed to an adhesive side of thesurface protecting tape 26. - (c) Then, a bottom face of the
silicon wafer 21 is ground according to, for example, “infield grinding method”. That is, as shown in FIG. 6C, thesilicon wafer 21 held by theflat ring 25 andsurface protecting tape 26 is sucked by and fixed to the work table 27 of the grinding unit. The bottom face of thesilicon wafer 21 is ground with a grinding stone pressed thereto. At this time, the back face (grinding face) of thesilicon wafer 21 is ground by rotating the grindingstone 28 and work table 27 until the back face reaches the bottoms of thegrooves 22. If the grinding face reaches the bottoms of thegrooves 22, thesilicon wafer 21 is automatically divided into individual silicon chips. The depth of this grinding is determined by the consideration of the thickness of the completedsilicon chips - (d) Then, as shown in FIG. 6D, the
flat ring 25 to which the dividedindividual silicon chips pattern forming face 41 through thesurface protecting tape 26 using atool 30 such as a pick-up needle. Consequently, thesilicon chips surface protecting tape 26. In this manner, thesilicon chips - (e) Next, an insulating polymer film (for example, polyimide film) tape, which is 75 μm thick, having periodically arranged device holes731, 731, 731, . . . in the center thereof is prepared. Copper (Cu) foil 18 μm thick is laminated entirely on the surface of the insulating substrate (insulating polymer film) 111 in the form of tape. Then a
interposer 111 in which Cu wiring layers 121 a, . . . , 121 j, . . . are formed as shown in FIG. 6E by selective etching with photolithography or the like, are prepared. Although not shown, each of the first connection lands 151 a, . . . , 151 j, . . . merges the corresponding Cu wiring layers 121 a, . . . , 121 j, . . . so as to form an integral Cu wiring pattern. End portions of the Cu wiring layers 121 a, . . . , 121 j, . . . constituting the inner leads 721 a, . . . , 721 j, . . . are protruded from both sides into inside of the device holes 731, 731, 731, . . . periodically arranged on theinterposer 111. Then, the end portions of the inner leads 721 a, . . . , 721 j, . . . are plated with Au films to facilitate connection thereof to thebonding pads 821 a, . . . , 821 j. . . Meanwhile, it is assumed that the thickness of the insulating substrate (insulating polymer film) 111is for example, 75 μm and that the thickness of the Cu wiring layers 121 a, . . . , 121 j, . . . is 18 μm. - (f) Then, as shown in FIG. 6F, the
interposer 111 is placed on the table 12 and thethin silicon chips silicon chips interposer 111. Then, bondingpads 821 a, . . . , 821 j, . . . of each of thesilicon chip bonding tool 30 according to single-point bonding method. - (g) In a subsequent process, the surfaces of the
silicon chips bonding pads 821 a, . . . , 821 j, . . . and the inner leads 721 a, . . . , 721 j, . . . are sealed with resins. For this purpose, sealingresins adhesive tape 13 is spread over another table 14, and theinterposer 111 having thesilicon chips interposer 111. With this condition, after the liquid sealing resins 141, 141, 141, . . . are applied from above, and asqueegee 51 is moved over an entire surface of themetal mask 50 so as to fill with the sealingresins metal mask 50. As a result, the sealingresins interposer 111 through themetal mask 50. - (h) Next, heat treatment (curing) is carried out to harden the liquid sealing resins141, 141, 141, . . . As the curing condition at this time, the heat treatment is carried out for an hour in an ambient of, for example, 100° C. and after that, for two hours in the ambient of 160° C. As a result, the liquid sealing resins 141, 141, 141, . . . are hardened so that the
silicon chips - (i) At this stage, the packages are formed continuously on the
interposer 111, which is a continuous tape. If separating the individual packages by cutting, the thin semiconductor packages having the structure shown in FIG. 3A are completed. - Although the screen printing method is used for resin sealing according to the first embodiment, it is permissible to use for example, “potting method”, “laminate method” or the like.
- One of the purposes for laminating the packages is to increase the memory capacity. In this case, if all pins of the four packages in the MCM shown in FIG. 3B are on the same potential, the
thin silicon chips thin silicon chips thin silicon chips - To achieve this, wiring layers are formed preliminarily on the specific address-setting pins of each of the
interposers interposers interposer 111, thewiring layer 121 k is punched out just before lamination process so as to cut the wiring 1231 k. In case where four packages are laminated as shown in FIG. 3B, two wiringlayers interposers - Further, because the optionally selected particular wiring layers121 j, 121 k; 122 j, 122 k; 123 j, 123 k; 124 j, 124 k are punched out so as to break each wiring layer just before lamination process, these packages can be handled as a same kind of the package at the package fabrication stage.
- As shown in FIG. 8A, the semiconductor package according to the second embodiment of the present invention has an insulating
substrate 601, asemiconductor 131 chip disposed above the main surface of the insulatingsubstrate 601, inner-joint-conductors 641 a, . . . , 641 j, . . . for connecting thesemiconductor chip 131 to the insulatingsubstrate 601, and a sealingmember 621 filled between the insulatingsubstrate 601 and thesemiconductor chip 131. A plurality ofwiring layers 611 a, . . . , 611 j, . . . such as the Cu wiring layers are disposed on the surface of the insulatingsubstrate 601. Preferably, the thickness of the Cu wiring layers 611 a, . . . , 611 j, . . . is, for example, about 18 μm. On the other hand,plural bonding pads 821 a, . . . , 821 j, . . . are disposed on perimeter of the surface of thesemiconductor chip 131. The inner-joint-conductors 641 a, . . . , 641 j, . . . electrically connects at least part ofplural bonding pads 821 a, . . . , 821 j, . . . on the surface of thesemiconductor chip 131 to corresponding plural wiring layers 611 a, . . . , 611 j, . . . As this inner-joint-conductors 641 a, . . . , 641 j, . . . , Au (gold) bump or solder ball may be used. The sealingmember 621, adapted for electrically and mechanically connecting thesemiconductor chip 131 to the insulatingsubstrate 601, is preferable to use anisotropic conductive material. The “anisotropic conductive material ” is an insulating polymer film, such as urethane resin, epoxy resin or the like, dispersed with metallic particles so that sufficient metallic particles are present to only allow conduction perpendicular to the plane of the substrate surface. In other word, the polymer film only conducts current in a direction perpendicular to the plane of the MCM substrate surface. Commonly used metallic particles in the ACF include gold (Au), silver (Ag), nickel (Ni), and titanium nickel alloy (Ti-Ni). Because the anisotropic conductive film has anisotropy that only a place applied with stress has conductivity, only portions near thebonding pads 821 a, . . . , 821 j, . . . have the conductivity. The insulatingsubstrate 601 functions as an interposer for the MCM. As the insulatingsubstrate 601, for example, an insulating polymer film such as polyimide film may be used. More specifically, for example, TAB tape may be used as the insulatingsubstrate 601. The thickness of the insulatingpolymer film 601 may be, for example, about 75 μm. - As shown in FIG. 8A, the
thin silicon chip 131 having the thickness of about 50 μm is mounted in the center of theinterposer 601. That is, the wiring layers (Cu wirings) of theinterposer 601 are connected, via the inner-joint-conductors 641 a, . . . , 641 j, . . . , to thethin silicon chip 131 in a flip-chip orientation, by the anisotropicconductive film 621. Then, the Cu wiring layers 611 a, . . . , 611 j, . . . of theinterposer 601 are stretching out from the surface of thethin silicon chip 131 so that connection lands 621 a, . . . , 621 j, . . . are formed. - As shown in FIG. 8B, four pieces of the semiconductor packages described with reference to FIG. 8A are laminated so as to assemble the MCM. In FIG. 8B, first to fourth semiconductor packages each of which is the same as that of FIG. 8A are laminated on the
MCM substrate 16. TheMCM substrate 16 has plural package wirings 17 a, . . . , 17 j, . . . on its main surface. - The first semiconductor package has a first insulating substrate (first interposer)601, plural first wiring layers 611 a, . . . , 611 j, . . . disposed on the surface of the first insulating
substrate 601, afirst semiconductor chip 131 disposed above the main surface of the first insulatingsubstrate 601, first inner-joint-conductors 641 a, . . ., 641 j, . . . for electrically connecting at least part of the plural first bonding pads of thefirst semiconductor chip 131 to the corresponding plural first wiring layers 611 a, . . . , 611 j, . . . and afirst sealing member 621 filled between the first insulatingsubstrate 601 and thefirst semiconductor chip 131. - On the other hand, the second semiconductor package has a second insulating substrate (second interposer)602, a
second semiconductor chip 132 disposed above the main surface of the second insulatingsubstrate 602, and second inner-joint-conductors for electrically connecting thesecond semiconductor chip 132 to the second insulatingsubstrate 602. The secondinsulating substrate 602 is shifted by a predetermined distance along a plane parallel to the surface of the first insulatingsubstrate 601, relative to the first insulatingsubstrate 601. Plural second wiring layers 612 a, . . . , 612 j, . . . electrically connected to the plural first wiring layers 611 a, . . . , 611 j, . . . are disposed on the main surface of the second insulatingsubstrate 602. The second inner-joint-conductors connect at least part of the second bonding pads on the surface of thesecond semiconductor chip 132 to the corresponding plural second wiring layers 611 a, . . . , 611 j. . . Thesecond sealing member 622 is filled between the second insulatingsubstrate 602 and thesecond semiconductor chip 132. - The third semiconductor package has a third insulating substrate (third interposer)603, a
third semiconductor chip 133 disposed above the main surface of the third insulatingsubstrate 603, third inner-joint-conductors for electrically connecting thethird semiconductor chip 133 to the third insulatingsubstrate 603 and athird sealing member 623 filled between the third insulatingsubstrate 603 and thethird semiconductor chip 133 and the like. The thirdinsulating substrate 603 is shifted by a predetermined distance along a plane parallel to the surface of the second insulatingsubstrate 602 relative to the second insulatingsubstrate 602. - Further, the fourth semiconductor package has a fourth insulating substrate (fourth interposer)604, a
fourth semiconductor chip 134 disposed above the main surface of the fourth insulatingsubstrate 604, fourth inner-joint-conductors for electrically connecting thefourth semiconductor chip 134 to the fourth insulatingsubstrate 604 and afourth sealing member 624 filled between the fourth insulatingsubstrate 604 and thefourth semiconductor chip 133 and the like. The fourth insulatingsubstrate 604 is shifted by a predetermined distance along a plane parallel to the surface of the third insulatingsubstrate 603 relative to thirdinsulating substrate 603. - The Cu wiring layers611 a, . . . , 611 j, . . . of the first insulating substrate (first interposer) 601 are stretching out from the surface of the
thin silicon chip 131 so that the first connection lands 621 a, . . . , 621 j, . . . are formed. Likewise, the Cu wiring layers 612 a, . . . , 612 j, . . . of the second insulating substrate (second interposer) 602 are stretching out from the surface of thethin silicon chip 132 so that the second connection lands 622 a, . . . , 622 j, . . .are formed. Further, the Cu wiring layers 613 a, . . . , 613 j, . . of the third insulating substrate (third interposer) 603 are stretching out from the surface of thethin silicon chip 133 so that the third connection lands 623 a, . . . , 623 j, . . . are formed. Further, the Cu wiring layers 614 a, . . . , 614 j, . . . of the fourth insulating substrate (fourth interposer) 604 are stretching out from the surface of thethin silicon chip 134 so that the fourth connection lands 624 a, . . . , 624 j, . . . are formed. The first connection lands 621 a, . . . , 621 j, . . . are connected to the package wirings 17 a, . . . , 17 j, . . . through first outer-joint-conductors 651 a, . . . , 651 j, . . . such as solder ball. The second connection lands 622 a, . . . , 622 j, . . . are connected to the first connection lands 621 a, . . . , 621 j, . . . through the second outer-joint-conductors 652 a, . . . , 652 j. . . The third connection lands 623 a, . . . , 623 j, . . .are connected to the second connection lands 622 a, . . . , 622 j, . . .through the third outer-joint-conductors 653 a, . . . , 653 j. . . The fourth connection lands 624 a, . . . , 624 j, . . are connected to the third connection lands 623 a, . . . , 623 j, . . . through the fourth outer-joint-conductors 654 a, . . . , 654 j. . . - In the stacked configuration according to the second embodiment of the present invention, as shown in FIG. 8B, upper and lower packages are shifted relative to each other to reinforce portions weak in mechanical strength. Therefore, upper and lower pins having the same potential are connected to each other through the outer-joint-conductors such that they are shifted horizontally.
- The MCM according to the second embodiment of the present invention is manufactured in a following manner.
- (i) First, as the first insulating substrate (first interposer)601, a tape-like insulating polymer film (for example, polyimide film) 601 about 75 μm thick is prepared. A Cu thin film about 18 μm thick is laminated entirely on the main surface of this insulating
polymer film 601. Then, patterning is carried out according to photo-etching method so as to delineate plural patterns of the Cu wiring 12 a, . . . 12 j, . . . extending radiantly on the main surface of the continuous tape-like insulatingpolymer film 601 as shown in FIG. 9A. The patterns of theCu wires 12 a, . . . , 12 j, . . . may be delineated according to the screen printing method. By this, plural sets of wiring layers, each of which has patterning of theCu wires 12 a, . . . , 12 j, . . . , are disposed periodically on the main surface of the continuous tape-like insulatingpolymer film 601. Then, a plurality of openingportions polymer film 601 are respectively exposed, are formed periodically at predetermined positions on the insulatingpolymer film 601. These openingportions portions substrates - (ii) Next, as shown in FIG. 9B,
resin sheets portions 691, . . . for attaching the silicon chip. In particular, anisotropic conductive film is mechanically punched out to form a plurality of sheets having a predetermined size. And the punched out sheets are attached corresponding chip mount regions. Instead of above punching out method, “potting method” is also employable. - (iii) Subsequently, as shown in FIG. 9C, the positions of the
Cu wire 12 a, . . . , 12 j, . . . the first insulating substrate (fourth interposer) 601 are aligned with the positions of the Au bumps 641 a, . . . 641 j. . . of thesilicon chip 131 and then thesilicon chip 131 is placed on the chip mount region on the continuous tape-like insulatingpolymer film 601. Likewise, thesilicon chips polymer films resin sheets polymer film 601 is kept at the temperature to cure the connectingresins silicon chips polymer films - (iv) At this stage, the
silicon chips portions 691, . . . disposed periodically on the continuous tape-like insulating polymer film (interposer) 601, 602, 603, 604 so that plural packages are formed continuously. Therefore, as shown in FIG. 9D, theindividual interposers interposer 601, for example. In thefirst interposer Cu wires 12 a, 12 b, 12 c, . . . , 12 j, . . . 12 o, 12 p extending radiantly are indicated. - (v) Then, the first to fourth completed
interposers conductors 651 a, . . . , 651 j, . . . such as solder balls. Likewise, the second connection lands 622 a, . . . , 622 j, . . . are connected to the first connection lands 621 a, . . . , 621 j, . . . through the second outer-joint-conductors 652 a, . . . , 652 j, . . . The third connection lands 623 a, . . . , 623 j, . . . are connected to the second connection lands 622 a, . . . , 622 j, . . . through the third outer-joint-conductors 653 a, . . . , 653 j, . . . The fourth connection lands 624 a, . . . , 624 j, . . . are connected to the third connection lands 623 a, . . . , 623 j, . . . through the fourth outer-joint-conductors 654 a, . . . , 654 j, . . . - In the stacked configuration of the second embodiment of the present invention, it is not necessary to prepare two kinds of packages, which are in the mirror symmetrical topology, unlike the stacked configuration of the first embodiment.
- FIGS. 10A, 10B,10C are laminated sectional view, side view and plan view showing a structure of the MCM according to the third embodiment of the present invention. As shown in FIGS. 10A, 10B, four pieces of the packages, namely the first to fourth semiconductor packages are laminated. As shown in FIG. 10C, the
MCM substrate 16 hasplural package wirings - Here, the first semiconductor package has a first insulating substrate (first interposer)601, plural first wiring layers 611 a, . . . , 611 j, . . . disposed on the surface of the first insulating
substrate 601, afirst semiconductor chip 131 disposed in flip-chip orientation above the main surface of the first insulatingsubstrate 601, first inner-joint-conductors 641 a, . . . , 641 j, . . . for electrically connecting at least part of the plural first bonding pads on the surface of thefirst conductor chip 131 to the corresponding plural first wiring layers 611 a, . . . , 611 j, . . . , and first sealingmember 621 filled between the first insulatingsubstrate 601 and thefirst semiconductor chip 131. - On the other hand, the second semiconductor package has a second insulating substrate (second interposer)602,
second semiconductor chip 132 disposed in flip-chip orientation above the main surface of the second insulatingsubstrate 602, second inner-joint-conductors for electrically connecting thesecond semiconductor chip 132 to the second insulatingsubstrate 602, and second sealingmember 622 filled between the second insulatingsubstrate 602 and thesecond semiconductor chip 132. The second insulating-substrate 602 is shifted by a predetermined distance along a plane parallel to the surface of the first insulatingsubstrate 601, relative to the first insulatingsubstrate 601. Plural second wiring layers 612 a, . . . , 612 j, . . . electrically connected to each of the plural first wiring layers 611 a, . . . , 611 j, . . . are disposed on the main surface of the second insulatingsubstrate 602. The second inner-joint-conductors electrically connect at least part of the plural second bonding pads on the surface of thesecond semiconductor chip 132 to the corresponding plural second wiring layers. - The third semiconductor package has a third insulating substrate (third interposer)603, a
third semiconductor chip 133 disposed in flip-chip orientation above the main surface of the third insulatingsubstrate 603, third inner-joint-conductors for electrically connecting thethird semiconductor 133 to the third insulatingsubstrate 603 and third sealing member filled between the third insulating subtracting 603 and thethird semiconductor chip 133. The thirdinsulating substrate 603 is shifted by a predetermined distance along a plane parallel to the surface of the first insulatingsubstrate 601, relative to the second insulatingsubstrate 602. - Further, the fourth semiconductor package has a fourth insulating substrate (fourth interposer), a
fourth semiconductor chip 134 disposed in flip-chip orientation above the main surface of the fourth insulatingsubstrate 604, fourth inner-joint-conductors for electrically connecting the fourth insulatingsubstrate 604 to thefourth semiconductor chip 133 and the like. The fourth insulatingsubstrate 604 is shifted by a predetermined distance along a plane parallel to the surface of the first insulatingsubstrate 601, relative to the third insulatingsubstrate 603. - The Cu wiring layers611 a, . . . , 611 j, . . . of the first insulating substrate (first interposer) are stretching out from the surface of the
thin silicon chip 131 so that first outer leads 751 a, . . . , 751 j, . . . are formed. Likewise, the Cu wiring layers 612 a, . . . , 612 j, . . . of the second insulating substrate (second interposer) are stretching out from the surface of thethin silicon chip 132 so that second outer leads 752 a, . . . , 752 j, . . . are formed. Further, likewise, the Cu wiring layers 613 a, . . . , 613 j, . . . of the third insulating substrate (third interposer) 603 are stretching out from the surface of thethin silicon chip 133 so that third outer leads 753 a, . . . , 753 j, . . . are formed. Further, the Cu wiring layers 614 a, . . . , 614 j, . . . of the fourth insulating substrate (fourth interposer) 604 are stretching out from the surface of thethin silicon chip 134 so that fourth outer leads 754 a, . . . , 754 j, . . . are formed. The first outer leads 751 a, . . . , 751 j, . . . are connected to the package wirings 171 a, 171 j as shown in FIG. 10C. The second outer leads 752 a, . . . , 752 j, . . . are connected to the package wirings 172 a, . . . , 172 j, . . . The third outer leads 753 a, . . . , 753 j, . . . are connected to the package wirings 173 a, . . . , 173 j, . . . The fourth outer leads 754 a, . . . , 754 j, . . . are connected to the package wirings 174 a, . . . , 174 j, . . . - In the MCM stacked structure of the third embodiment of the present invention also, the packages are laminated so that the upper and lower packages are shifted to each other in order to reinforce portions of the package weak in mechanical strength. As a result, as shown in FIGS. 10B, 10C, the respective outer leads751 a, . . . , 751 j, . . . , 754 a, . . . , 754 j, . . . extending from each of the first to fourth level packages connect to the
corresponding package wirings 171 a, . . . , 171 j, . . . , 174 a, . . . , 174 j, . . . delineated respectively on theMCM substrate 16, in a shifted topology. - The stacked configuration of the MCM according to the third embodiment of the present invention eliminates the necessity of preparing two kinds of mirror symmetrical packages unlike the stacked configuration according to the first embodiment.
- Various modifications will become possible for those skilled in the art after receiving the teachings of the present disclosure without departing from the scope thereof.
- It is permissible to laminate the semiconductor packages, each of which is shown in FIG. 8A, having a structure of the second embodiment, in the stacked configuration of the first embodiment, namely, such that the top and bottom surfaces of the thin semiconductor packages are inverted and predetermined electrodes are electrically connected.
- On the contrary, it is also permissible to laminate the semiconductor packages as shown in FIG. 3A, having a structure according to the first embodiment, in the stacked configuration of the second embodiment, namely, such that they are shifted in the direction of the plane and predetermined electrodes are electrically connected to each other. In this case, it is preferable to prepare the flat oval-shaped connection lands851 j, 851 k, 851 l, 851 m, . . . , each having major axis along the direction of the shifting, as shown in FIG. 11. And it is preferable to prepare the flat elliptical through
holes - In these second, third, and above other embodiment, it is possible to cut down a specific Cu wiring, just before the lamination, so as to assign the specific address to respective semiconductor chips so that we can select one of semiconductor chips, like the above described first embodiment shown in FIGS. 7A and 7B.
- Although not described, it is needless to say that various modifications are included in the present invention. Therefore, only following claims, which are appropriate from the above description, can restrict the technical scope of the present invention.
Claims (23)
1. A semiconductor package comprising:
(a) an insulating substrate having a device hole penetrating through a central portion thereof;
(b) wiring layers disposed on a surface of said insulating substrate;
(c) a semiconductor chip thinner than said insulating substrate, having bonding pads, said semiconductor chip being disposed in said device hole such that a bottom thereof is exposed in said device hole so that the bottom level is flush with a bottom plane of said insulating substrate;
(d) inner-joint-conductors for connecting at least part of said bonding pads to corresponding said wiring layers; and
(e) connection lands connected to said wiring layers.
2. The package of , further comprising a sealing resin filled in a gap between a sidewall of the device hole and said semiconductor chip configured such that a bottom thereof is flush with the bottom plane of said insulating substrate.
claim 1
3. The package of , further comprising through holes formed just below said connection lands, within said insulating substrate.
claim 1
4. A multi-chip module comprising:
(a) a first insulating substrate having a first device hole penetrating through a central portion thereof;
(b) first wiring layers disposed on a surface of said first insulating substrate;
(c) a first semiconductor chip thinner than said first insulating substrate, having first bonding pads, said first semiconductor chip being disposed in said device hole configured such that a bottom thereof is flush with a bottom plane of said first insulating substrate;
(d) first inner-joint-conductors for connecting at least part of said first bonding pads to corresponding said first internal wiring layers;
(e) first connection lands connected to said first wiring layers;
(f) a second insulating substrate having a second device hole penetrating through a central portion thereof, disposed above said first insulating substrate;
(g) second wiring layers disposed on a surface of said second insulating substrate;
(h) a second semiconductor chip thinner than said second insulating substrate, having second bonding pads, said second semiconductor chip being disposed in said second device hole configured such that a bottom thereof is flush with a bottom plane of said second insulating substrate;
(i) second inner-joint-conductors for connecting at least part of said second bonding pads to corresponding said second wiring layers; and
(j) second connection lands connected to said second wiring layers, electrically connected to said first connection lands.
5. The multi-chip module of , further comprising a first sealing resin filled in a gap between a sidewall of said first device hole and said first semiconductor chip configured such that a bottom thereof is flush with the bottom plane of said first insulating substrate.
claim 4
6. The multi-chip module of , further comprising second sealing resin filled in a gap between a sidewall of said second device hole and said second semiconductor chip configured such that a bottom thereof is flush with the bottom plane of said second insulating substrate.
claim 5
7. The multi-chip module of , further comprising:
claim 4
a first through hole formed just below said first connection lands, in said first insulating substrate; and
a second through hole formed just above said second connection lands, in said second insulating substrate.
8. The multi-chip module of , further comprising:
claim 7
first stud conductors buried in each of said first through holes; and
a MCM substrate having package wirings electrically connected to said first stud conductors.
9. The multi-chip module of , further comprising:
claim 8
second stud conductors buried in said second through holes;
a third insulating substrate having a third device hole, penetrating through a central portion thereof, disposed above said second insulating substrate;
third wiring layers disposed on a surface of said third insulating substrates;
a third semiconductor chip thinner than said third insulating substrate, having third bonding pads, said third semiconductor chip being disposed in said third device hole such that a bottom thereof is flush with a bottom plane of said third insulating substrate;
third inner-joint-conductors for connecting at least part of said third bonding pads to corresponding said third wiring layers;
third connection lands connected to said third wiring layers, electrically connected to said second connection lands;
third through holes formed just below said third connection lands, in said third insulating substrate; and
third stud conductors buried in said third through holes, electrically connected to said second stud conductors.
10. The multi-chip module of , wherein thicknesses of said first and second insulating substrates are 30 μm-120 μm, respectively.
claim 4
11. The multi-chip module of , wherein thicknesses of said first and second semiconductor chips are 10 μm-110 μm, respectively.
claim 4
12. The multi-chip module of wherein said first and second wiring layers are disposed in a mirror-symmetrically topology on the surface of said first and second insulating substrates, respectively.
claim 4
13. The multi-chip module of , wherein said second and third wiring layers are disposed in a mirror-symmetrically topology on the surface of said second and third insulating substrates, respectively.
claim 9
14. The multi-chip module of , wherein said second and third semiconductor chips are in contact with each other through bottom faces thereof.
claim 9
15. The multi-chip module of , wherein said second insulating substrate is shifted by a predetermined distance along a plane parallel to said first insulating substrate relative thereto.
claim 4
16. The multi-chip module of , wherein said third insulating substrate is shifted by a predetermined distance along a plane parallel to said second insulating substrate relative thereto.
claim 9
17. The multi-chip module comprising:
(a) a first insulating substrate;
(b) first wiring layers disposed on a surface of said first insulating substrate;
(c) a first semiconductor chip having first bonding pads, disposed above a main surface of said first insulating substrate;
(d) first inner-joint-conductors for electrically connecting at least part of said first bonding pads to corresponding said first wiring layers;
(e) a first sealing member filled between said first insulating substrate and said first semiconductor chip;
(f) a second insulating substrate shifted by a predetermined distance along a plane parallel to said first insulating substrate relative thereto, having second wiring layers electrically connected to said first wiring layers on a main surface thereof;
(g) a second semiconductor chip having second bonding pads, disposed above said main surface of said second insulating substrate;
(h) second inner-joint-conductors for electrically connecting at least part of said second bonding pads to corresponding said second wiring layers; and
(i) a second sealing member filled between said second insulating substrate and said second semiconductor chip.
18. The multi-chip module of , wherein thicknesses of said first and second semiconductor chips are 10 μm-150 μm, respectively.
claim 17
19. The multi-chip module of , wherein thicknesses of said first and second insulating substrates are 30 μm-100 μm, respectively.
claim 17
20. A method for manufacturing a multi-chip module comprising the steps of:
(a) thinning a first semiconductor chip having first bonding pads and a second semiconductor chip having second bonding pads to 10 μm-150 μm in thickness, respectively;
(b) delineating package wirings on a main surface of a MCM substrate;
(c) preparing a first insulating substrate having a first device hole and a second insulating substrate having a second device hole;
(d) delineating first wiring layers and first connection lands connected to said first wiring layers on a surface of said first insulating substrate;
(e) delineating second wiring layers and second connection lands connected to said second wiring layers on a surface of said second insulating substrate;
(f) placing said first and second insulating substrates on a table so as to mount said first and second semiconductor chips in said first and second device holes, respectively;
(g) connecting said first bonding pads to corresponding said first wiring layers through first inner-joint-conductors;
(h) connecting said second bonding pads to corresponding said second wiring layers through second inner-joint-conductors;
(i) sealing the first semiconductor chip and the first inner-joint-conductor with resin, and sealing the second semiconductor chip and the second inner-joint-conductor with resin;
(j) mounting said first insulating substrate on said MCM substrate so as to electrically connect said package wirings to said first connection lands; and
(k) mounting said second insulating substrate on said first insulating substrate so as to electrically connect said first connection lands to said second connection lands.
21. The method of , further comprising the step of cutting at least one of said first wiring layers or at least one said second wiring layers.
claim 20
22. A method for manufacturing a multi-chip module comprising the steps of:
(a) thinning a first semiconductor chip having first bonding pads and a second semiconductor chip having second bonding pads to 10 μm-150 μm in thickness, respectively;
(b) delineating package wirings on a main surface of a MCM substrate;
(c) preparing a first insulating substrate and a second insulating substrate;
(d) delineating first wiring layers on a surface of said first insulating substrate;
(e) delineating second wiring layers on a surface of said second insulating substrate;
(f) depositing selectively a sealing member in a first chip mount region on a main surface of said first insulating substrate, connecting said first bonding pads to corresponding said first wiring layers through first inner-joint-conductors;
(g) depositing selectively a sealing member in a second chip mount region on a main surface of said second insulating substrate, connecting said second bonding pads to corresponding said second wiring layers through second inner-joint-conductors;
(h) mounting said first insulating substrate on said MCM substrate and connecting electrically said package wirings to said first wiring layers; and
(i)mounting said second insulating substrate on said first insulating substrate by shifting it by a predetermined distance along a plane parallel to said first insulating substrate relative thereto and connecting electrically said first wiring layers to said second wiring layers.
23. The method of , further comprising the step of cutting at least one of said first wiring layers or at least one of said second wiring layers.
claim 22
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/828,131 US6413798B2 (en) | 1998-01-18 | 2001-04-09 | Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JPP11-9763 | 1998-01-18 | ||
JP11-9763 | 1998-01-18 | ||
JP11009763A JP2000208698A (en) | 1999-01-18 | 1999-01-18 | Semiconductor device |
US09/484,032 US6239496B1 (en) | 1999-01-18 | 2000-01-18 | Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same |
US09/828,131 US6413798B2 (en) | 1998-01-18 | 2001-04-09 | Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/484,032 Division US6239496B1 (en) | 1998-01-18 | 2000-01-18 | Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010012643A1 true US20010012643A1 (en) | 2001-08-09 |
US6413798B2 US6413798B2 (en) | 2002-07-02 |
Family
ID=11729322
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/484,032 Expired - Fee Related US6239496B1 (en) | 1998-01-18 | 2000-01-18 | Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same |
US09/828,131 Expired - Fee Related US6413798B2 (en) | 1998-01-18 | 2001-04-09 | Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/484,032 Expired - Fee Related US6239496B1 (en) | 1998-01-18 | 2000-01-18 | Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same |
Country Status (3)
Country | Link |
---|---|
US (2) | US6239496B1 (en) |
JP (1) | JP2000208698A (en) |
KR (2) | KR100615019B1 (en) |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6576178B2 (en) * | 1999-12-22 | 2003-06-10 | Nec Compound Semiconductor Devices, Ltd. | Resin sealing apparatus and resin sealing method |
US6657290B2 (en) * | 2001-01-24 | 2003-12-02 | Sharp Kabushiki Kaisha | Semiconductor device having insulation layer and adhesion layer between chip lamination |
US20040124513A1 (en) * | 2002-12-19 | 2004-07-01 | Via Technologies, Inc. | High-density multichip module package |
US20040201111A1 (en) * | 2003-04-09 | 2004-10-14 | Thurgood Blaine J. | Interposer substrates with multisegment interconnect slots, semiconductor die packages including same, semiconductor dice for use therewith and methods of fabrication |
US20050140025A1 (en) * | 2000-03-16 | 2005-06-30 | Masood Murtuza | Direct attach chip scale package |
US20050245052A1 (en) * | 2004-04-28 | 2005-11-03 | Elpida Memory, Inc. | Semiconductor device having a gettering layer |
US20060189120A1 (en) * | 2005-02-24 | 2006-08-24 | Viswanadam Gautham | Method of making reinforced semiconductor package |
US7098073B1 (en) * | 2005-04-18 | 2006-08-29 | Freescale Semiconductor, Inc. | Method for stacking an integrated circuit on another integrated circuit |
US20060231938A1 (en) * | 2005-04-18 | 2006-10-19 | Mangrum Marc A | Structure for stacking an integrated circuit on another integrated circuit |
US20070228580A1 (en) * | 2006-03-30 | 2007-10-04 | Elpida Memory, Inc., | Semiconductor device having stacked structure and method of manufacturing the same |
US20080160670A1 (en) * | 2006-12-27 | 2008-07-03 | Atmel Corporation | Physical alignment features on integrated circuit devices for accurate die-in-substrate embedding |
US20110101105A1 (en) * | 2008-01-21 | 2011-05-05 | Schropf Grundwurmer Manuela | Card-shaped data carrier |
CN102768964A (en) * | 2011-05-03 | 2012-11-07 | 丹佛斯硅动力股份有限公司 | Method of manufacturing semiconductor component |
US20130032942A1 (en) * | 2011-08-03 | 2013-02-07 | Fujitsu Semiconductor Limited | Semiconductor device and manufacturing method therefor |
US20140119736A1 (en) * | 2005-03-04 | 2014-05-01 | Finisar Corporation | Apparatus having first and second transceiver cells formed in a single integrated circuit |
US20140231995A1 (en) * | 2013-02-21 | 2014-08-21 | Yuichi Ando | Semiconductor device, and method of manufacturing device |
CN104392742A (en) * | 2009-10-07 | 2015-03-04 | 高通股份有限公司 | Vertically Stackable Dies Having Chip Identifier Structures |
US20160247754A1 (en) * | 2015-02-20 | 2016-08-25 | Qualcomm Incorporated | Conductive post protection for integrated circuit packages |
US20160276296A1 (en) * | 2012-09-13 | 2016-09-22 | Invensas Corporation | Tunable composite interposer |
WO2018118027A1 (en) * | 2016-12-20 | 2018-06-28 | Intel Corporation | Multi-stacked die package with flexible interconnect |
Families Citing this family (156)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6492719B2 (en) * | 1999-07-30 | 2002-12-10 | Hitachi, Ltd. | Semiconductor device |
TW472330B (en) * | 1999-08-26 | 2002-01-11 | Toshiba Corp | Semiconductor device and the manufacturing method thereof |
JP2001077501A (en) * | 1999-09-03 | 2001-03-23 | Seiko Epson Corp | Flexible wiring board, optoelectronic device and electronic apparatus |
US6608258B1 (en) | 1999-11-18 | 2003-08-19 | Nortel Networks Limited | High data rate coaxial interconnect technology between printed wiring boards |
JP2001185578A (en) | 1999-12-24 | 2001-07-06 | Toshiba Corp | Semiconductor device |
JP4251421B2 (en) * | 2000-01-13 | 2009-04-08 | 新光電気工業株式会社 | Manufacturing method of semiconductor device |
US6528870B2 (en) * | 2000-01-28 | 2003-03-04 | Kabushiki Kaisha Toshiba | Semiconductor device having a plurality of stacked wiring boards |
KR100335717B1 (en) * | 2000-02-18 | 2002-05-08 | 윤종용 | High Density Memory Card |
JP2001257307A (en) * | 2000-03-09 | 2001-09-21 | Sharp Corp | Semiconductor device |
JP2002009236A (en) * | 2000-06-21 | 2002-01-11 | Shinko Electric Ind Co Ltd | Multiple layer semiconductor device and its manufacturing method |
JP2002026242A (en) * | 2000-07-10 | 2002-01-25 | Shinko Electric Ind Co Ltd | Semiconductor device |
KR20030019439A (en) * | 2000-07-19 | 2003-03-06 | 신도 덴시 고교 가부시키가이샤 | Semiconductor device |
US6472758B1 (en) * | 2000-07-20 | 2002-10-29 | Amkor Technology, Inc. | Semiconductor package including stacked semiconductor dies and bond wires |
JP4361670B2 (en) * | 2000-08-02 | 2009-11-11 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor element stack, semiconductor element stack manufacturing method, and semiconductor device |
JP2002110806A (en) * | 2000-09-29 | 2002-04-12 | Rohm Co Ltd | Ic chip and semiconductor device |
JP4447143B2 (en) * | 2000-10-11 | 2010-04-07 | 新光電気工業株式会社 | Semiconductor device and manufacturing method thereof |
US6707135B2 (en) * | 2000-11-28 | 2004-03-16 | Texas Instruments Incorporated | Semiconductor leadframe for staggered board attach |
JP3798620B2 (en) * | 2000-12-04 | 2006-07-19 | 富士通株式会社 | Manufacturing method of semiconductor device |
JP2002184937A (en) * | 2000-12-18 | 2002-06-28 | Shinko Electric Ind Co Ltd | Mounting structure of semiconductor device |
US6503776B2 (en) * | 2001-01-05 | 2003-01-07 | Advanced Semiconductor Engineering, Inc. | Method for fabricating stacked chip package |
US6885106B1 (en) | 2001-01-11 | 2005-04-26 | Tessera, Inc. | Stacked microelectronic assemblies and methods of making same |
JP4586273B2 (en) * | 2001-01-15 | 2010-11-24 | ソニー株式会社 | Semiconductor device structure |
JP2002231885A (en) * | 2001-02-06 | 2002-08-16 | Mitsubishi Electric Corp | Semiconductor device |
JP2002359346A (en) * | 2001-05-30 | 2002-12-13 | Sharp Corp | Semiconductor device and method of stacking semiconductor chips |
US6881593B2 (en) * | 2001-05-31 | 2005-04-19 | The Johns Hopkins University | Semiconductor die adapter and method of using |
MXPA02005829A (en) * | 2001-06-13 | 2004-12-13 | Denso Corp | Method for manufacturing printed wiring board with embedded electric device. |
US20030006494A1 (en) * | 2001-07-03 | 2003-01-09 | Lee Sang Ho | Thin profile stackable semiconductor package and method for manufacturing |
US6831370B2 (en) * | 2001-07-19 | 2004-12-14 | Micron Technology, Inc. | Method of using foamed insulators in three dimensional multichip structures |
DE10134648A1 (en) * | 2001-07-20 | 2002-10-10 | Infineon Technologies Ag | Stacked electronic component device has perpendicular pins providing mechanical and electrical connections between stacked electronic components |
US6790710B2 (en) * | 2002-01-31 | 2004-09-14 | Asat Limited | Method of manufacturing an integrated circuit package |
US20030057544A1 (en) * | 2001-09-13 | 2003-03-27 | Nathan Richard J. | Integrated assembly protocol |
US6613606B1 (en) * | 2001-09-17 | 2003-09-02 | Magic Corporation | Structure of high performance combo chip and processing method |
US20030059976A1 (en) * | 2001-09-24 | 2003-03-27 | Nathan Richard J. | Integrated package and methods for making same |
US6528351B1 (en) | 2001-09-24 | 2003-03-04 | Jigsaw Tek, Inc. | Integrated package and methods for making same |
US6916682B2 (en) * | 2001-11-08 | 2005-07-12 | Freescale Semiconductor, Inc. | Semiconductor package device for use with multiple integrated circuits in a stacked configuration and method of formation and testing |
US6486549B1 (en) * | 2001-11-10 | 2002-11-26 | Bridge Semiconductor Corporation | Semiconductor module with encapsulant base |
JP2003179099A (en) * | 2001-12-12 | 2003-06-27 | Toshiba Corp | Semiconductor device and method of manufacturing the same |
SG104293A1 (en) * | 2002-01-09 | 2004-06-21 | Micron Technology Inc | Elimination of rdl using tape base flip chip on flex for die stacking |
TW200302685A (en) * | 2002-01-23 | 2003-08-01 | Matsushita Electric Ind Co Ltd | Circuit component built-in module and method of manufacturing the same |
CN100550355C (en) | 2002-02-06 | 2009-10-14 | 揖斐电株式会社 | Semiconductor chip mounting substrate and manufacture method thereof and semiconductor module |
US20030153119A1 (en) * | 2002-02-14 | 2003-08-14 | Nathan Richard J. | Integrated circuit package and method for fabrication |
SG115459A1 (en) * | 2002-03-04 | 2005-10-28 | Micron Technology Inc | Flip chip packaging using recessed interposer terminals |
SG111935A1 (en) | 2002-03-04 | 2005-06-29 | Micron Technology Inc | Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods |
SG115455A1 (en) * | 2002-03-04 | 2005-10-28 | Micron Technology Inc | Methods for assembly and packaging of flip chip configured dice with interposer |
SG115456A1 (en) * | 2002-03-04 | 2005-10-28 | Micron Technology Inc | Semiconductor die packages with recessed interconnecting structures and methods for assembling the same |
US6975035B2 (en) * | 2002-03-04 | 2005-12-13 | Micron Technology, Inc. | Method and apparatus for dielectric filling of flip chip on interposer assembly |
SG121707A1 (en) * | 2002-03-04 | 2006-05-26 | Micron Technology Inc | Method and apparatus for flip-chip packaging providing testing capability |
US7046522B2 (en) * | 2002-03-21 | 2006-05-16 | Raymond Jit-Hung Sung | Method for scalable architectures in stackable three-dimensional integrated circuits and electronics |
US6903458B1 (en) | 2002-06-20 | 2005-06-07 | Richard J. Nathan | Embedded carrier for an integrated circuit chip |
US6940154B2 (en) * | 2002-06-24 | 2005-09-06 | Asat Limited | Integrated circuit package and method of manufacturing the integrated circuit package |
CN100401485C (en) * | 2002-06-26 | 2008-07-09 | 威宇科技测试封装有限公司 | Packing method capable of increasing percent of pass for multiple chip package |
US7034387B2 (en) * | 2003-04-04 | 2006-04-25 | Chippac, Inc. | Semiconductor multipackage module including processor and memory package assemblies |
US6933598B2 (en) * | 2002-10-08 | 2005-08-23 | Chippac, Inc. | Semiconductor stacked multi-package module having inverted second package and electrically shielded first package |
KR100480437B1 (en) * | 2002-10-24 | 2005-04-07 | 삼성전자주식회사 | Semiconductor chip package stacked module |
KR20040045696A (en) * | 2002-11-25 | 2004-06-02 | 주식회사 하이닉스반도체 | method for fabricating semiconductor package |
US7253510B2 (en) | 2003-01-16 | 2007-08-07 | International Business Machines Corporation | Ball grid array package construction with raised solder ball pads |
JP4110992B2 (en) * | 2003-02-07 | 2008-07-02 | セイコーエプソン株式会社 | Semiconductor device, electronic device, electronic apparatus, semiconductor device manufacturing method, and electronic device manufacturing method |
US20040160742A1 (en) * | 2003-02-14 | 2004-08-19 | Weiss Roger E. | Three-dimensional electrical device packaging employing low profile elastomeric interconnection |
KR100498488B1 (en) * | 2003-02-20 | 2005-07-01 | 삼성전자주식회사 | Stacked semiconductor package and fabricating method the same |
JP3680839B2 (en) * | 2003-03-18 | 2005-08-10 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US7229201B2 (en) * | 2003-03-26 | 2007-06-12 | Optim Inc. | Compact, high-efficiency, high-power solid state light source using a single solid state light-emitting device |
JP3912318B2 (en) * | 2003-05-02 | 2007-05-09 | セイコーエプソン株式会社 | Semiconductor device manufacturing method and electronic device manufacturing method |
US20040262728A1 (en) * | 2003-06-30 | 2004-12-30 | Sterrett Terry L. | Modular device assemblies |
CN1577819A (en) * | 2003-07-09 | 2005-02-09 | 松下电器产业株式会社 | Circuit board with in-built electronic component and method for manufacturing the same |
US6983359B2 (en) * | 2003-08-13 | 2006-01-03 | Via-Cyrix, Inc. | Processor and method for pre-fetching out-of-order instructions |
US20050035441A1 (en) * | 2003-08-15 | 2005-02-17 | Kwanghak Lee | Integrated circuit stack with partially etched lead frames |
US7180165B2 (en) * | 2003-09-05 | 2007-02-20 | Sanmina, Sci Corporation | Stackable electronic assembly |
DE10345391B3 (en) * | 2003-09-30 | 2005-02-17 | Infineon Technologies Ag | Multi-chip module for a semiconductor device comprises a rewiring arrangement formed as a contact device on the substrate and on a contact protrusion |
JP5197961B2 (en) * | 2003-12-17 | 2013-05-15 | スタッツ・チップパック・インコーポレイテッド | Multi-chip package module and manufacturing method thereof |
JP4103796B2 (en) * | 2003-12-25 | 2008-06-18 | 沖電気工業株式会社 | Semiconductor chip package and multi-chip package |
CN1638120A (en) * | 2003-12-26 | 2005-07-13 | 恩益禧电子股份有限公司 | Semiconductor-mounted device and method for producing same |
US20050269692A1 (en) * | 2004-05-24 | 2005-12-08 | Chippac, Inc | Stacked semiconductor package having adhesive/spacer structure and insulation |
US8552551B2 (en) * | 2004-05-24 | 2013-10-08 | Chippac, Inc. | Adhesive/spacer island structure for stacking over wire bonded die |
US20050258527A1 (en) * | 2004-05-24 | 2005-11-24 | Chippac, Inc. | Adhesive/spacer island structure for multiple die package |
US7208346B2 (en) * | 2004-06-14 | 2007-04-24 | David Lee | Methods of forming interposers on surfaces of dies of a wafer |
US7744802B2 (en) * | 2004-06-25 | 2010-06-29 | Intel Corporation | Dielectric film with low coefficient of thermal expansion (CTE) using liquid crystalline resin |
US7250684B2 (en) * | 2004-06-30 | 2007-07-31 | Intel Corporation | Circular wire-bond pad, package made therewith, and method of assembling same |
US7253511B2 (en) * | 2004-07-13 | 2007-08-07 | Chippac, Inc. | Semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package |
KR101078717B1 (en) * | 2004-07-20 | 2011-11-02 | 주식회사 하이닉스반도체 | chip stack package |
KR100688501B1 (en) | 2004-09-10 | 2007-03-02 | 삼성전자주식회사 | Dual-Inline-Memory-Module mounted stack Board-On-Chip packages with mirroring structure |
JP2006120935A (en) * | 2004-10-22 | 2006-05-11 | Matsushita Electric Ind Co Ltd | Semiconductor device and its manufacturing method |
US20060267174A1 (en) * | 2005-02-09 | 2006-11-30 | William Macropoulos | Apparatus and method using stackable substrates |
JP4185499B2 (en) * | 2005-02-18 | 2008-11-26 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor device |
US20060202317A1 (en) * | 2005-03-14 | 2006-09-14 | Farid Barakat | Method for MCP packaging for balanced performance |
US7364945B2 (en) * | 2005-03-31 | 2008-04-29 | Stats Chippac Ltd. | Method of mounting an integrated circuit package in an encapsulant cavity |
US7372141B2 (en) * | 2005-03-31 | 2008-05-13 | Stats Chippac Ltd. | Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides |
JP4551255B2 (en) * | 2005-03-31 | 2010-09-22 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
KR101213661B1 (en) * | 2005-03-31 | 2012-12-17 | 스태츠 칩팩, 엘티디. | Semiconductor assembly including chip scale package and second substrate and having exposed substrate surfaces on upper and lower sides |
JP4237160B2 (en) * | 2005-04-08 | 2009-03-11 | エルピーダメモリ株式会社 | Multilayer semiconductor device |
JP4400506B2 (en) * | 2005-04-28 | 2010-01-20 | エルピーダメモリ株式会社 | Semiconductor device, manufacturing method thereof, and circuit board connection method |
US7429786B2 (en) * | 2005-04-29 | 2008-09-30 | Stats Chippac Ltd. | Semiconductor package including second substrate and having exposed substrate surfaces on upper and lower sides |
US7354800B2 (en) * | 2005-04-29 | 2008-04-08 | Stats Chippac Ltd. | Method of fabricating a stacked integrated circuit package system |
US20060270104A1 (en) * | 2005-05-03 | 2006-11-30 | Octavio Trovarelli | Method for attaching dice to a package and arrangement of dice in a package |
US7582960B2 (en) * | 2005-05-05 | 2009-09-01 | Stats Chippac Ltd. | Multiple chip package module including die stacked over encapsulated package |
US7746656B2 (en) * | 2005-05-16 | 2010-06-29 | Stats Chippac Ltd. | Offset integrated circuit package-on-package stacking system |
US7518224B2 (en) * | 2005-05-16 | 2009-04-14 | Stats Chippac Ltd. | Offset integrated circuit package-on-package stacking system |
US7394148B2 (en) * | 2005-06-20 | 2008-07-01 | Stats Chippac Ltd. | Module having stacked chip scale semiconductor packages |
JP4983049B2 (en) * | 2005-06-24 | 2012-07-25 | セイコーエプソン株式会社 | Semiconductor device and electronic equipment |
SG130055A1 (en) | 2005-08-19 | 2007-03-20 | Micron Technology Inc | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices |
JP5116268B2 (en) * | 2005-08-31 | 2013-01-09 | キヤノン株式会社 | Multilayer semiconductor device and manufacturing method thereof |
WO2007029253A2 (en) * | 2005-09-06 | 2007-03-15 | Beyond Blades Ltd. | 3-dimensional multi-layered modular computer architecture |
KR100668858B1 (en) | 2005-09-07 | 2007-01-16 | 주식회사 하이닉스반도체 | Stack type package module and manufacture method thereof |
US8067831B2 (en) * | 2005-09-16 | 2011-11-29 | Stats Chippac Ltd. | Integrated circuit package system with planar interconnects |
US7511371B2 (en) * | 2005-11-01 | 2009-03-31 | Sandisk Corporation | Multiple die integrated circuit package |
US7352058B2 (en) * | 2005-11-01 | 2008-04-01 | Sandisk Corporation | Methods for a multiple die integrated circuit package |
US7456088B2 (en) | 2006-01-04 | 2008-11-25 | Stats Chippac Ltd. | Integrated circuit package system including stacked die |
US7768125B2 (en) | 2006-01-04 | 2010-08-03 | Stats Chippac Ltd. | Multi-chip package system |
US7750482B2 (en) | 2006-02-09 | 2010-07-06 | Stats Chippac Ltd. | Integrated circuit package system including zero fillet resin |
US8704349B2 (en) | 2006-02-14 | 2014-04-22 | Stats Chippac Ltd. | Integrated circuit package system with exposed interconnects |
US7498667B2 (en) * | 2006-04-18 | 2009-03-03 | Stats Chippac Ltd. | Stacked integrated circuit package-in-package system |
US8164168B2 (en) * | 2006-06-30 | 2012-04-24 | Oki Semiconductor Co., Ltd. | Semiconductor package |
US7732912B2 (en) * | 2006-08-11 | 2010-06-08 | Tessera, Inc. | Semiconductor chip packages and assemblies with chip carrier units |
US20080054429A1 (en) * | 2006-08-25 | 2008-03-06 | Bolken Todd O | Spacers for separating components of semiconductor device assemblies, semiconductor device assemblies and systems including spacers and methods of making spacers |
US7868440B2 (en) * | 2006-08-25 | 2011-01-11 | Micron Technology, Inc. | Packaged microdevices and methods for manufacturing packaged microdevices |
KR100817073B1 (en) * | 2006-11-03 | 2008-03-26 | 삼성전자주식회사 | Semiconductor chip stack package with reinforce member for preventing package warpage connected to pcb |
US20080123318A1 (en) * | 2006-11-08 | 2008-05-29 | Atmel Corporation | Multi-component electronic package with planarized embedded-components substrate |
US8163600B2 (en) * | 2006-12-28 | 2012-04-24 | Stats Chippac Ltd. | Bridge stack integrated circuit package-on-package system |
US7508070B2 (en) * | 2007-01-13 | 2009-03-24 | Cheng-Lien Chiang | Two dimensional stacking using interposers |
US7800916B2 (en) * | 2007-04-09 | 2010-09-21 | Endicott Interconnect Technologies, Inc. | Circuitized substrate with internal stacked semiconductor chips, method of making same, electrical assembly utilizing same and information handling system utilizing same |
US8421244B2 (en) * | 2007-05-08 | 2013-04-16 | Samsung Electronics Co., Ltd. | Semiconductor package and method of forming the same |
US7982137B2 (en) * | 2007-06-27 | 2011-07-19 | Hamilton Sundstrand Corporation | Circuit board with an attached die and intermediate interposer |
US20110024890A1 (en) * | 2007-06-29 | 2011-02-03 | Stats Chippac, Ltd. | Stackable Package By Using Internal Stacking Modules |
MY154596A (en) | 2007-07-25 | 2015-06-30 | Carsem M Sdn Bhd | Thin plastic leadless package with exposed metal die paddle |
KR20090033605A (en) * | 2007-10-01 | 2009-04-06 | 삼성전자주식회사 | Stack-type semicondoctor package, method of forming the same and electronic system including the same |
US8084849B2 (en) * | 2007-12-12 | 2011-12-27 | Stats Chippac Ltd. | Integrated circuit package system with offset stacking |
US7985628B2 (en) * | 2007-12-12 | 2011-07-26 | Stats Chippac Ltd. | Integrated circuit package system with interconnect lock |
US8536692B2 (en) * | 2007-12-12 | 2013-09-17 | Stats Chippac Ltd. | Mountable integrated circuit package system with mountable integrated circuit die |
US7781261B2 (en) * | 2007-12-12 | 2010-08-24 | Stats Chippac Ltd. | Integrated circuit package system with offset stacking and anti-flash structure |
US8063474B2 (en) * | 2008-02-06 | 2011-11-22 | Fairchild Semiconductor Corporation | Embedded die package on package (POP) with pre-molded leadframe |
JP2009194143A (en) * | 2008-02-14 | 2009-08-27 | Elpida Memory Inc | Semiconductor device |
US20090243069A1 (en) * | 2008-03-26 | 2009-10-01 | Zigmund Ramirez Camacho | Integrated circuit package system with redistribution |
US9059074B2 (en) * | 2008-03-26 | 2015-06-16 | Stats Chippac Ltd. | Integrated circuit package system with planar interconnect |
CN101572261A (en) * | 2008-04-28 | 2009-11-04 | 鸿富锦精密工业(深圳)有限公司 | Chip encapsulation structure |
US9293385B2 (en) * | 2008-07-30 | 2016-03-22 | Stats Chippac Ltd. | RDL patterning with package on package system |
US8043894B2 (en) * | 2008-08-26 | 2011-10-25 | Stats Chippac Ltd. | Integrated circuit package system with redistribution layer |
KR100997793B1 (en) * | 2008-09-01 | 2010-12-02 | 주식회사 하이닉스반도체 | Semiconductor pacakge and method of manufacturing thereof |
KR101013563B1 (en) * | 2009-02-25 | 2011-02-14 | 주식회사 하이닉스반도체 | Stack package |
JP2010262992A (en) * | 2009-04-30 | 2010-11-18 | Sanyo Electric Co Ltd | Semiconductor module and portable apparatus |
US7939369B2 (en) * | 2009-05-14 | 2011-05-10 | International Business Machines Corporation | 3D integration structure and method using bonded metal planes |
KR101078734B1 (en) * | 2009-07-07 | 2011-11-02 | 주식회사 하이닉스반도체 | Semiconductor Package and method for fabricating thereof and Stack Package using the same |
US8390083B2 (en) * | 2009-09-04 | 2013-03-05 | Analog Devices, Inc. | System with recessed sensing or processing elements |
US20110110061A1 (en) * | 2009-11-12 | 2011-05-12 | Leung Andrew Kw | Circuit Board with Offset Via |
US9407997B2 (en) | 2010-10-12 | 2016-08-02 | Invensense, Inc. | Microphone package with embedded ASIC |
US9165795B2 (en) * | 2010-12-09 | 2015-10-20 | Cypress Semiconductor Corporation | High performance low profile QFN/LGA |
KR101887084B1 (en) * | 2011-09-22 | 2018-08-10 | 삼성전자주식회사 | Multi-chip semiconductor package and method of forming the same |
US9443783B2 (en) | 2012-06-27 | 2016-09-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3DIC stacking device and method of manufacture |
US8896106B2 (en) * | 2012-07-09 | 2014-11-25 | Infineon Technologies Ag | Semiconductor packages having multiple lead frames and methods of formation thereof |
US20140168914A1 (en) * | 2012-12-13 | 2014-06-19 | Kabushiki Kaisha Toshiba | Semiconductor device |
US9195929B2 (en) * | 2013-08-05 | 2015-11-24 | A-Men Technology Corporation | Chip card assembling structure and method thereof |
KR102161173B1 (en) * | 2013-08-29 | 2020-09-29 | 삼성전자주식회사 | Package-on-package device and method of fabricating the same |
CN104576883B (en) | 2013-10-29 | 2018-11-16 | 普因特工程有限公司 | Chip installation array substrate and its manufacturing method |
US10049977B2 (en) * | 2014-08-01 | 2018-08-14 | Qualcomm Incorporated | Semiconductor package on package structure and method of forming the same |
US20160219702A1 (en) * | 2015-01-23 | 2016-07-28 | Gholamreza Chaji | Selective micro device transfer to receiver substrate |
US9666558B2 (en) | 2015-06-29 | 2017-05-30 | Point Engineering Co., Ltd. | Substrate for mounting a chip and chip package using the substrate |
US10276541B2 (en) | 2015-06-30 | 2019-04-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D package structure and methods of forming same |
CN113795916A (en) * | 2021-08-05 | 2021-12-14 | 广东省科学院半导体研究所 | Chip stacking and packaging structure and chip stacking and packaging method |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2876773B2 (en) * | 1990-10-22 | 1999-03-31 | セイコーエプソン株式会社 | Program instruction word length variable type computing device and data processing device |
JP3547146B2 (en) * | 1991-06-10 | 2004-07-28 | 日本特殊陶業株式会社 | Package for integrated circuit |
US5334857A (en) * | 1992-04-06 | 1994-08-02 | Motorola, Inc. | Semiconductor device with test-only contacts and method for making the same |
JPH07193184A (en) * | 1993-12-27 | 1995-07-28 | Fujitsu Ltd | Multi-chip module and manufacture thereof |
US5418687A (en) * | 1994-02-01 | 1995-05-23 | Hewlett-Packard Company | Wafer scale multi-chip module |
JPH07335783A (en) * | 1994-06-13 | 1995-12-22 | Fujitsu Ltd | Semiconductor device and semiconductor device unit |
KR0147259B1 (en) * | 1994-10-27 | 1998-08-01 | 김광호 | Stack type semiconductor package and method for manufacturing the same |
JP2944449B2 (en) | 1995-02-24 | 1999-09-06 | 日本電気株式会社 | Semiconductor package and manufacturing method thereof |
US5657537A (en) * | 1995-05-30 | 1997-08-19 | General Electric Company | Method for fabricating a stack of two dimensional circuit modules |
US5648684A (en) * | 1995-07-26 | 1997-07-15 | International Business Machines Corporation | Endcap chip with conductive, monolithic L-connect for multichip stack |
US5874781A (en) * | 1995-08-16 | 1999-02-23 | Micron Technology, Inc. | Angularly offset stacked die multichip device and method of manufacture |
US6013948A (en) * | 1995-11-27 | 2000-01-11 | Micron Technology, Inc. | Stackable chip scale semiconductor package with mating contacts on opposed surfaces |
US5798564A (en) * | 1995-12-21 | 1998-08-25 | Texas Instruments Incorporated | Multiple chip module apparatus having dual sided substrate |
US5656552A (en) * | 1996-06-24 | 1997-08-12 | Hudak; John James | Method of making a thin conformal high-yielding multi-chip module |
JP3176307B2 (en) * | 1997-03-03 | 2001-06-18 | 日本電気株式会社 | Mounting structure of integrated circuit device and method of manufacturing the same |
US5994166A (en) * | 1997-03-10 | 1999-11-30 | Micron Technology, Inc. | Method of constructing stacked packages |
JPH10270592A (en) * | 1997-03-24 | 1998-10-09 | Texas Instr Japan Ltd | Semiconductor device and manufacture thereof |
JPH11145381A (en) | 1997-11-12 | 1999-05-28 | Denso Corp | Semiconductor multi-chip module |
US6028365A (en) * | 1998-03-30 | 2000-02-22 | Micron Technology, Inc. | Integrated circuit package and method of fabrication |
US6020629A (en) * | 1998-06-05 | 2000-02-01 | Micron Technology, Inc. | Stacked semiconductor package and method of fabrication |
US6051887A (en) * | 1998-08-28 | 2000-04-18 | Medtronic, Inc. | Semiconductor stacked device for implantable medical apparatus |
US6242279B1 (en) * | 1999-06-14 | 2001-06-05 | Thin Film Module, Inc. | High density wire bond BGA |
-
1999
- 1999-01-18 JP JP11009763A patent/JP2000208698A/en active Pending
-
2000
- 2000-01-17 KR KR1020000002003A patent/KR100615019B1/en not_active IP Right Cessation
- 2000-01-18 US US09/484,032 patent/US6239496B1/en not_active Expired - Fee Related
-
2001
- 2001-04-09 US US09/828,131 patent/US6413798B2/en not_active Expired - Fee Related
-
2003
- 2003-03-31 KR KR10-2003-0020119A patent/KR100507300B1/en not_active IP Right Cessation
Cited By (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6576178B2 (en) * | 1999-12-22 | 2003-06-10 | Nec Compound Semiconductor Devices, Ltd. | Resin sealing apparatus and resin sealing method |
US20050140025A1 (en) * | 2000-03-16 | 2005-06-30 | Masood Murtuza | Direct attach chip scale package |
US6657290B2 (en) * | 2001-01-24 | 2003-12-02 | Sharp Kabushiki Kaisha | Semiconductor device having insulation layer and adhesion layer between chip lamination |
US20040124513A1 (en) * | 2002-12-19 | 2004-07-01 | Via Technologies, Inc. | High-density multichip module package |
US20040201111A1 (en) * | 2003-04-09 | 2004-10-14 | Thurgood Blaine J. | Interposer substrates with multisegment interconnect slots, semiconductor die packages including same, semiconductor dice for use therewith and methods of fabrication |
US20040201075A1 (en) * | 2003-04-09 | 2004-10-14 | Thurgood Blaine J. | Semiconductor die configured for use with interposer substrates having reinforced interconnect slots |
US20040200063A1 (en) * | 2003-04-09 | 2004-10-14 | Thurgood Blaine J. | Interposer substrates with multi-segment interconnect slots, semiconductor die packages including same, semiconductor dice for use therewith and methods of fabrication |
US7078823B2 (en) | 2003-04-09 | 2006-07-18 | Micron Technology, Inc. | Semiconductor die configured for use with interposer substrates having reinforced interconnect slots |
US7102217B2 (en) * | 2003-04-09 | 2006-09-05 | Micron Technology, Inc. | Interposer substrates with reinforced interconnect slots, and semiconductor die packages including same |
US20050245052A1 (en) * | 2004-04-28 | 2005-11-03 | Elpida Memory, Inc. | Semiconductor device having a gettering layer |
US20060189120A1 (en) * | 2005-02-24 | 2006-08-24 | Viswanadam Gautham | Method of making reinforced semiconductor package |
US7160798B2 (en) | 2005-02-24 | 2007-01-09 | Freescale Semiconductor, Inc. | Method of making reinforced semiconductor package |
US20140119736A1 (en) * | 2005-03-04 | 2014-05-01 | Finisar Corporation | Apparatus having first and second transceiver cells formed in a single integrated circuit |
US10090930B2 (en) * | 2005-03-04 | 2018-10-02 | Finisar Corporation | Apparatus having first and second transceiver cells formed in a single integrated circuit |
US7098073B1 (en) * | 2005-04-18 | 2006-08-29 | Freescale Semiconductor, Inc. | Method for stacking an integrated circuit on another integrated circuit |
US7196427B2 (en) | 2005-04-18 | 2007-03-27 | Freescale Semiconductor, Inc. | Structure having an integrated circuit on another integrated circuit with an intervening bent adhesive element |
US20060231938A1 (en) * | 2005-04-18 | 2006-10-19 | Mangrum Marc A | Structure for stacking an integrated circuit on another integrated circuit |
US20070228580A1 (en) * | 2006-03-30 | 2007-10-04 | Elpida Memory, Inc., | Semiconductor device having stacked structure and method of manufacturing the same |
US20080160670A1 (en) * | 2006-12-27 | 2008-07-03 | Atmel Corporation | Physical alignment features on integrated circuit devices for accurate die-in-substrate embedding |
US20100225009A1 (en) * | 2006-12-27 | 2010-09-09 | Atmel Corporation | Integrated circuit assemblies with alignment features and devices and methods related thereto |
US8044526B2 (en) | 2006-12-27 | 2011-10-25 | Atmel Corporation | Integrated circuit assemblies with alignment features and devices and methods related thereto |
US20110101105A1 (en) * | 2008-01-21 | 2011-05-05 | Schropf Grundwurmer Manuela | Card-shaped data carrier |
US8960556B2 (en) * | 2008-01-21 | 2015-02-24 | Giesecke & Devrient Gmbh | Card-shaped data carrier |
CN104392742A (en) * | 2009-10-07 | 2015-03-04 | 高通股份有限公司 | Vertically Stackable Dies Having Chip Identifier Structures |
US20120282772A1 (en) * | 2011-05-03 | 2012-11-08 | Danfoss Silicon Power Gmbh | Method of manufacturing a semiconductor component |
US8802564B2 (en) * | 2011-05-03 | 2014-08-12 | Danfoss Silicon Power Gmbh | Method of manufacturing a semiconductor component |
CN102768964A (en) * | 2011-05-03 | 2012-11-07 | 丹佛斯硅动力股份有限公司 | Method of manufacturing semiconductor component |
US8664775B2 (en) * | 2011-08-03 | 2014-03-04 | Fujitsu Semiconductor Limited | Semiconductor device |
US8980692B2 (en) | 2011-08-03 | 2015-03-17 | Fujitsu Semiconductor Limited | Semiconductor device manufacturing method |
US20130032942A1 (en) * | 2011-08-03 | 2013-02-07 | Fujitsu Semiconductor Limited | Semiconductor device and manufacturing method therefor |
US9780042B2 (en) * | 2012-09-13 | 2017-10-03 | Invensas Corporation | Tunable composite interposer |
US20160276296A1 (en) * | 2012-09-13 | 2016-09-22 | Invensas Corporation | Tunable composite interposer |
US20140231995A1 (en) * | 2013-02-21 | 2014-08-21 | Yuichi Ando | Semiconductor device, and method of manufacturing device |
US20160247754A1 (en) * | 2015-02-20 | 2016-08-25 | Qualcomm Incorporated | Conductive post protection for integrated circuit packages |
KR20170113581A (en) * | 2015-02-20 | 2017-10-12 | 퀄컴 인코포레이티드 | Conductive post protection for integrated circuit packages |
US9768108B2 (en) * | 2015-02-20 | 2017-09-19 | Qualcomm Incorporated | Conductive post protection for integrated circuit packages |
KR102469282B1 (en) | 2015-02-20 | 2022-11-18 | 퀄컴 인코포레이티드 | Conductive post protection for integrated circuit packages |
WO2018118027A1 (en) * | 2016-12-20 | 2018-06-28 | Intel Corporation | Multi-stacked die package with flexible interconnect |
US10892248B2 (en) | 2016-12-20 | 2021-01-12 | Intel Corporation | Multi-stacked die package with flexible interconnect |
Also Published As
Publication number | Publication date |
---|---|
KR100507300B1 (en) | 2005-08-09 |
KR100615019B1 (en) | 2006-08-25 |
US6239496B1 (en) | 2001-05-29 |
KR20030045696A (en) | 2003-06-11 |
US6413798B2 (en) | 2002-07-02 |
KR20000053511A (en) | 2000-08-25 |
JP2000208698A (en) | 2000-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6413798B2 (en) | Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same | |
US7115483B2 (en) | Stacked chip package having upper chip provided with trenches and method of manufacturing the same | |
US6800505B2 (en) | Semiconductor device including edge bond pads and related methods | |
KR100533673B1 (en) | Semiconductor device, method of manufacture thereof, circuit board, and electronic device | |
US6908785B2 (en) | Multi-chip package (MCP) with a conductive bar and method for manufacturing the same | |
US6406942B2 (en) | Flip chip type semiconductor device and method for manufacturing the same | |
US7553698B2 (en) | Semiconductor package having semiconductor constructing body and method of manufacturing the same | |
TWI437647B (en) | Thermally enhanced semiconductor assembly with bump/base/flange heat spreader and build-up circuitry | |
US6627998B1 (en) | Wafer scale thin film package | |
US8153516B2 (en) | Method of ball grid array package construction with raised solder ball pads | |
KR20060088518A (en) | Semiconductor device and manufacturing method thereof | |
KR20010018694A (en) | Manufacturing method for three demensional stack chip package | |
US20050258536A1 (en) | Chip heat sink device and method | |
JP3618330B2 (en) | Semiconductor device and manufacturing method thereof | |
JP4214969B2 (en) | Manufacturing method of semiconductor device | |
JP2007059493A (en) | Semiconductor device and its manufacturing method | |
KR20090041988A (en) | Method for manufacturing a chip on chip semiconductor device | |
KR20220004269A (en) | Semiconductor package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140702 |