US20010002461A1 - Circuit and method for specifying performance parameters in integrated circuits - Google Patents
Circuit and method for specifying performance parameters in integrated circuits Download PDFInfo
- Publication number
- US20010002461A1 US20010002461A1 US09/764,535 US76453501A US2001002461A1 US 20010002461 A1 US20010002461 A1 US 20010002461A1 US 76453501 A US76453501 A US 76453501A US 2001002461 A1 US2001002461 A1 US 2001002461A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- performance
- integrated circuit
- speed
- recording
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/006—Identification
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/44—Indication or identification of errors, e.g. for repair
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
Definitions
- This invention relates to integrated circuits, and, more particularly, to a circuit and method for recording respective sets of performance parameters for integrated circuits.
- Integrated circuits are commonly used in a wide variety of fields.
- integrated circuit dynamic random access memories (“DRAMs”) are commonly used in computer systems and other devices.
- Interfacing integrated circuits, such as DRAMs, to other components can be a complex task, particularly when one is attempting to operate the integrated circuit at maximum performance.
- integrated circuit manufacturers publish data books or data sheets that specify the performance parameters of the integrated circuits.
- a data sheet for a DRAM may specify an access time, i.e., the time required for valid data to be presented to the data bus after an address has been applied to the device, an address hold time, i.e., the time that an address must be present on the address bus after an address strobe signal, and a large number of other timing parameters.
- timing parameters are generally specified as times or ranges of times, e.g., microseconds and nanoseconds, they may also be specified in terms of numbers of clock cycles.
- the read latency of a memory device may be specified as a number of clock cycles between addressing the memory device and the availability of data from the addressed location on the data bus.
- timing and other performance parameters When specifying timing and other performance parameters, manufacturers will normally use a conservative approach. More specifically, the actual performance capabilities of integrated circuits will generally vary over a significant range for a variety of reasons, such as process variations.
- the performance parameters for the integrated circuits will generally be specified at values that are sufficiently conservative for substantially all of the integrated circuits to fall within the specified range of performance capabilities.
- most of the integrated circuits are actually capable of performing at a significantly higher level. As a result, many integrated circuits are sold as relatively low performance devices at a relatively low price even thought they actually perform at a significantly higher level and could be sold at a significantly higher price.
- One approach to specifying the performance parameters of integrated circuits in a more advantageous manner is to “speed grade” the integrated circuits after manufacture.
- speed grading integrated circuits with a relatively broad range of performance values are tested and then grouped according to their performance during testing. Integrated circuits that are found to perform at a higher speed are specified with more stringent time parameters, while integrated circuits that are capable of operating only at slower speeds are specified at less stringent parameters.
- speed grading approach the same integrated circuits manufactured in the same process will have different performance specifications. However, all of the integrated circuits can be sold at a price commensurate with their actual performance.
- speed grading allows integrated circuits to be used at their highest potential, there are nevertheless problems incurred using this approach.
- the performance parameters for various speed grades are specified in a data book in the same manner that performance parameters are specified for non-speed graded integrated circuits.
- a marking on an external surface of the integrated circuit identifies its speed grade.
- the performance parameters for the integrated circuit are then determined by looking up the performance parameters in the data book that correspond to the speed grade marked on the integrated circuit.
- users may not always have an up-to-date data book available.
- the speed grade markings on the integrated circuit can become obliterated. Under these circumstances, it may not be possible to determine the performance parameters of the integrated circuit.
- Another problem in speed grading integrated circuits results from the difficulty in specifying performance parameters under circumstances where the performance parameters vary depending upon the frequency of a clock signal used to synchronize the operation of the integrated circuit.
- To determine the performance parameters of an integrated circuit operating in synchronism with a clock signal of a predetermined frequency different sets of performance parameters are specified for respective clock frequencies. Again, however, it is necessary for the user to find the appropriate set of performance parameters in the data book to determine the performance parameters of the integrated circuit operating at the chosen clock frequency.
- performance parameters for an integrated circuit are recorded in the integrated circuit itself so that they can be subsequently read or otherwise used during the operation of the integrated circuit.
- the integrated circuit may include any of a variety of functional circuits, such as memory devices.
- the integrated circuit may include a speed grade register that is programmable by the integrated circuit manufacturer after testing the integrated circuit to specify the speed performance capability of the integrated circuit.
- the integrated circuit may include a clock speed register programmable by a user of the integrated circuit to specify the frequency of a clock signal that will be applied to the integrated circuit during use.
- a plurality of sets of performance parameters for the integrated circuit are recorded in a performance data recording circuit within the integrated circuit.
- a set of performance parameters are specified for each of a plurality of speed grades and/or each of a plurality of frequencies of the clock signal.
- a performance data selecting circuit selects one of the sets of recorded performance parameters as a function of the programming of the speed grade register and/or the programming of the clock speed register.
- the speed grade register and the clock speed register may each comprises a plurality of programmable elements, such as anti-fuses, having respective conductive states.
- the performance data recording circuit preferably includes a plurality of performance data registers, each of which records a respective one of the sets of performance parameters. In such case, the performance data selecting circuit enables one of the performance data registers as a function of the programming of the speed grade register and/or the programming of the clock speed register.
- FIG. 4 is a logic diagram of an embodiment of a speed grade decoder and a clock speed decoder used in the speed grade register and the clock speed register of FIG. 2.
- the performance specifying circuit 20 also includes a clock speed register 24 that is adapted to be programmed by a user who has purchased the integrated circuit 10 .
- the clock speed register 24 is programmed through the input terminals 14 with an indication of the frequency of a clock signal that will be used to synchronize the operation of the functional circuit 12 .
- the clock speed register 24 may be a two-bit register that provides an indication of whether the clock speed corresponds to 200 megabits per second (“MBPS”), 400 MBPS, 600 MBPS or 800 MBPS.
- the clock speed register 24 may be any of a wide variety of devices capable of storing data in a nonvolatile manner.
- the clock speed register 24 may be a programmable read only memory (“PROM”), a flash ROM, or a programmable element, such as a fuse or antifuse.
- the speed grade register 22 and the clock speed register 24 are enabled by an output from a parameter access detector circuit 26 .
- the parameter access detector circuit 26 includes a plurality of inputs that are coupled to the input terminals 14 of the integrated circuit 10 .
- the parameter access detector 26 enables the speed grade register 22 and the clock speed register 24 .
- the combination of signals chosen for decoding by the parameter access detector 26 is preferably a combination of signals that is not normally applied to the integrated circuit 10 during normal operation. Circuits usable for the parameter access detector 26 are conventionally used to select a special operating mode, such as a test mode, in integrated circuits.
- the manner in which the speed grade register 22 records the speed grade of the functional circuit 12 is illustrated in the table of FIG. 3A. If neither of the antifuses 40 , 42 have been programmed with a short circuit, the A0 and A1 bits of a binary number will both be “0” thereby providing an indication that the functional circuit 12 has a speed grade of 30 nanoseconds. If only the antifuse 42 has been programmed, the speed grade register 22 provides an indication that the functional circuit has a speed grade of 35 nanoseconds. If both antifuses 40 , 42 are programmed, the binary number “11” output from the speed grade register 22 is indicative of a speed grade of 45 nanoseconds. As mentioned above, the speed grade register 22 and the clock speed register 24 may be implemented using a variety of nonvolatile data recording devices, in addition to the antifuses 40 , 42 illustrated in FIG. 2.
- each antifuse 40 , 42 and its respective resistor 44 , 46 is applied to a respective decoder, i.e., a speed grade decoder 50 and a clock speed decoder 52 .
- the decoders 50 , 52 decode the binary number A0, A1, A2, and A3, respectively, from the antifuses 40 , 42 and drive a corresponding one of its four outputs active. Thus, for example, if the binary number is “00,” the decoder 50 or 52 will output a high on its first terminal. If the binary number is “11,” the decoder 50 or 52 will output a high on its last terminal.
- the antifuses 40 , 42 in the clock speed register 24 operate in essentially the same manner as the speed grade register 22 .
- the user does not program either the antifuse 40 , 42 if a 200 MBPS clock will be used, only the antifuse 42 is programmed if a clock speed of 400 MBPS will be used, etc.
- FIG. 4 Illustrative embodiments of the speed grade decoder 50 and the clock speed decoder 52 are illustrated in FIG. 4.
- the decoders 50 , 52 decode the binary signals applied to their inputs and generate an active high at one of its outputs corresponding to the binary number.
- Each of the decoders 50 , 52 includes four NOR gates 60 - 66 and a pair of inverters 70 , 72 .
- the binary inputs A0 and A1 or A2 and A3 are applied to the NOR gates 60 - 66 either directly or through the inverter 70 , 72 so that the first NOR gate 60 receives the binary inputs to decode “00,” the NOR gate 62 receives the inverted AO or A2 bit to decode “01,” the NOR gate 64 receives the inverted A1 or A3 bit to decode “10,” and the NOR gate 66 receives both inverted bits AO and A1 or A2 and A3 to decode “11.”
- the performance data registers 30 include four register sets 80 - 86 each of which include four registers 90 - 96 .
- Each register set 80 - 86 records the performance parameters for a respective speed grade.
- the register set 82 records the performance parameters for a 35 nanosecond speed grade.
- Each of the registers 90 , 96 records the performance parameters for a respective clock speed within the speed grade.
- the register 90 records the performance parameters for a 30 nanosecond speed grade at a clock speed of 200 MBPS
- the register 92 records the performance parameters for a 30 nanosecond speed grade at a clock speed of 400 MBPS
- the register 94 records the performance parameters for a 30 nanosecond speed grade at a clock speed of 600 MBPS
- the register 96 records the performance parameters for a 30 nanosecond speed grade at a clock speed of 800 MBPS.
- Each of the registers 90 , 96 has a data output that are coupled to each other and a respective enable input.
- the enable inputs for the registers 90 - 96 in each register set 80 - 86 is coupled to a respective selector circuit 100 - 106 .
- the selector circuits 100 - 106 are coupled to the outputs of the speed grade decoder 50 and the clock speed decoder 52 .
- the outputs of the speed grade decoder 50 are designated by the numbers 1 - 4
- the outputs of the clock speed decoder 52 are designated by the letters A-D).
- Each of the decoder circuits 100 - 106 includes four NAND gates 110 - 116 . A1 of the NAND gates 110 - 116 in each selector circuit 90 are simultaneously enabled by an active high from one of the outputs of the speed grade decoder 50 .
- the NAND gates 110 - 116 in the selector circuit 100 are all enabled by an active high “1” output from the speed grade decoder 50 indicative of a 30 nanosecond speed grade.
- all of the NAND gates 110 - 116 in the selector circuit 106 are enabled by an active high on the “4” output of the speed grade decoder 50 indicative of a 45 nanosecond speed grade.
- Individual NAND gates 110 - 116 within each selector circuit 100 - 106 are enabled by a respective output from the clock speed decoder 52 .
- the NAND gates 110 are enabled by an active high “A” output from the clock speed decoder 52 indicative of a clock speed of 200 MBPS.
- the NAND gate 114 in the selection circuit 102 outputs a low.
- the low at the output of the NAND gate 114 enables the register 94 in the register set 82 which then outputs data indicative of the performance parameters at a 35 nanosecond speed grade and a clock speed of 600 MBPS.
- the performance parameters are then read by the user, as explained above.
- FIG. 6 is a block diagram of a computer system 200 that includes the integrated circuit 10 of FIG. 1 in which the functional circuit 12 is a memory device.
- the computer system 200 includes computer circuitry 202 , such as a processor, for performing various computing functions, such as executing specific software to perform specific calculations or tasks. Included in the computer circuitry 202 is the integrated circuit 10 containing the memory device as the functional circuit 12 .
- the computer system 200 includes one or more input devices 204 , such as a keyboard or a mouse, coupled to the computer circuitry 202 to allow an operator to interface with the computer system 200 .
- the computer system 200 also includes one or more output devices 210 coupled to the computer circuitry 202 , such output devices typically being a printer or a video terminal.
- One or more data storage devices 212 are also typically coupled to the computer circuitry 202 to store data or retrieve data from external storage media (not shown). Examples of typical storage devices 212 include hard and floppy disks, tape cassettes, and compact disc read-only memories (CD-ROMs).
- the computer circuitry 202 is typically coupled to the memory device 12 through a control bus, a data bus, and an address bus to provide for writing data to and reading data from the memory device 12 .
Abstract
Description
- This invention relates to integrated circuits, and, more particularly, to a circuit and method for recording respective sets of performance parameters for integrated circuits.
- Integrated circuits are commonly used in a wide variety of fields. For example, integrated circuit dynamic random access memories (“DRAMs”) are commonly used in computer systems and other devices. Interfacing integrated circuits, such as DRAMs, to other components can be a complex task, particularly when one is attempting to operate the integrated circuit at maximum performance. To assist in the design of electronic systems using integrated circuits, integrated circuit manufacturers publish data books or data sheets that specify the performance parameters of the integrated circuits. For example, a data sheet for a DRAM may specify an access time, i.e., the time required for valid data to be presented to the data bus after an address has been applied to the device, an address hold time, i.e., the time that an address must be present on the address bus after an address strobe signal, and a large number of other timing parameters. Although timing parameters are generally specified as times or ranges of times, e.g., microseconds and nanoseconds, they may also be specified in terms of numbers of clock cycles. For example, the read latency of a memory device may be specified as a number of clock cycles between addressing the memory device and the availability of data from the addressed location on the data bus.
- When specifying timing and other performance parameters, manufacturers will normally use a conservative approach. More specifically, the actual performance capabilities of integrated circuits will generally vary over a significant range for a variety of reasons, such as process variations. The performance parameters for the integrated circuits will generally be specified at values that are sufficiently conservative for substantially all of the integrated circuits to fall within the specified range of performance capabilities. However, most of the integrated circuits are actually capable of performing at a significantly higher level. As a result, many integrated circuits are sold as relatively low performance devices at a relatively low price even thought they actually perform at a significantly higher level and could be sold at a significantly higher price.
- One approach to specifying the performance parameters of integrated circuits in a more advantageous manner is to “speed grade” the integrated circuits after manufacture. In speed grading, integrated circuits with a relatively broad range of performance values are tested and then grouped according to their performance during testing. Integrated circuits that are found to perform at a higher speed are specified with more stringent time parameters, while integrated circuits that are capable of operating only at slower speeds are specified at less stringent parameters. Using this speed grading approach, the same integrated circuits manufactured in the same process will have different performance specifications. However, all of the integrated circuits can be sold at a price commensurate with their actual performance.
- Although speed grading allows integrated circuits to be used at their highest potential, there are nevertheless problems incurred using this approach. First, it may be difficult for a user or system designer to determine the performance parameters that are associated with any particular integrated circuit. Generally, the performance parameters for various speed grades are specified in a data book in the same manner that performance parameters are specified for non-speed graded integrated circuits. A marking on an external surface of the integrated circuit identifies its speed grade. The performance parameters for the integrated circuit are then determined by looking up the performance parameters in the data book that correspond to the speed grade marked on the integrated circuit. Unfortunately, users may not always have an up-to-date data book available. Also, the speed grade markings on the integrated circuit can become obliterated. Under these circumstances, it may not be possible to determine the performance parameters of the integrated circuit.
- Another problem in speed grading integrated circuits results from the difficulty in specifying performance parameters under circumstances where the performance parameters vary depending upon the frequency of a clock signal used to synchronize the operation of the integrated circuit. To determine the performance parameters of an integrated circuit operating in synchronism with a clock signal of a predetermined frequency, different sets of performance parameters are specified for respective clock frequencies. Again, however, it is necessary for the user to find the appropriate set of performance parameters in the data book to determine the performance parameters of the integrated circuit operating at the chosen clock frequency.
- There is therefore a need for an improved technique for determining the performance parameters of an integrated circuit, particularly where the integrated circuit is to be operated at optimum performance at a clock frequency that can be chosen by the user of the integrated circuit.
- According to one aspect of the invention, performance parameters for an integrated circuit are recorded in the integrated circuit itself so that they can be subsequently read or otherwise used during the operation of the integrated circuit. The integrated circuit may include any of a variety of functional circuits, such as memory devices. The integrated circuit may include a speed grade register that is programmable by the integrated circuit manufacturer after testing the integrated circuit to specify the speed performance capability of the integrated circuit. In addition to, or as an alternative to, the speed grade register, the integrated circuit may include a clock speed register programmable by a user of the integrated circuit to specify the frequency of a clock signal that will be applied to the integrated circuit during use. A plurality of sets of performance parameters for the integrated circuit are recorded in a performance data recording circuit within the integrated circuit. A set of performance parameters are specified for each of a plurality of speed grades and/or each of a plurality of frequencies of the clock signal. A performance data selecting circuit selects one of the sets of recorded performance parameters as a function of the programming of the speed grade register and/or the programming of the clock speed register. The speed grade register and the clock speed register may each comprises a plurality of programmable elements, such as anti-fuses, having respective conductive states. The performance data recording circuit preferably includes a plurality of performance data registers, each of which records a respective one of the sets of performance parameters. In such case, the performance data selecting circuit enables one of the performance data registers as a function of the programming of the speed grade register and/or the programming of the clock speed register.
- FIG. 1 is a block diagram of an integrated circuit containing a functional circuit and a preferred embodiment of a circuit for recording the performance parameters of the functional circuit.
- FIG. 2 is a schematic diagram showing one embodiment of a speed grade register and a clock speed register that are used in the performance parameter recording circuit of FIG. 1.
- FIGS. 3A and 3B are tables showing four different speed grade values and four different clock speed values that may be designated by the speed grade register and the clock speed register, respectively, of FIG. 2.
- FIG. 4 is a logic diagram of an embodiment of a speed grade decoder and a clock speed decoder used in the speed grade register and the clock speed register of FIG. 2.
- FIG. 5 is a logic diagram of an embodiment of a performance parameter data register and a data register selecting circuit that are used in the performance parameter recording circuit of FIG. 1.
- FIG. 6 is a block diagram of an embodiment of a computer system using the integrated circuit of FIG. 1.
- One embodiment of an
integrated circuit 10 in accordance with the method and circuit for specifying performance parameters is illustrated in FIG. 1. The integratedcircuit 10 includes afunctional circuit 12 that can be any of a wide variety of circuits that are conventionally fabricated as an integrated circuit. For example, thefunctional circuit 12 may be a memory device, such as a DRAM, synchronous DRAM, packetized DRAM, static random access memory (“SRAM”), etc. The functional circuit includes a plurality of externallyaccessible input terminals 14 and a plurality of externallyaccessible output terminals 16. However, it will be understood that thefunctional circuit 12 may have onlyinput terminals 14, onlyoutput terminals 16, terminals that are used as both input and output terminals, or any combination thereof. The performance parameters for thefunctional circuit 12 would normally be specified in data sheets or a data book. - In accordance with one embodiment of the invention, the
integrated circuit 10 also includes acircuit 20 for specifying the performance parameters of thefunctional circuit 12. Theparameter specifying circuit 20 includes aspeed grade register 22 that is normally programmed by the manufacturer during manufacture to specify the speed grade of thefunctional circuit 12. More specifically, during manufacture of theintegrated circuit 10, thefunctional circuit 12 is tested while theintegrated circuit 10 is still part of a wafer. Based on these tests, the speed capability of thefunctional circuit 12 is determined. The manufacturer then programs theregister 22 with data indicative of the speed grade of thefunctional circuit 12. Thespeed grade register 22 may be of a variety of conventional registers, such as a programmable read only memory that is programmed by the manufacturer or fuses or antifuses that are blown in a pattern corresponding to the speed grade. Also, although thespeed grade register 22 is preferably programmed during manufacture, it may also be programmed after manufacture by conventional means. Finally, although testing of thefunctional circuit 12 preferably occurs during manufacture, it may also occur after manufacture, in which case thespeed grade register 22 must be programmed after manufacture. - The
performance specifying circuit 20 also includes aclock speed register 24 that is adapted to be programmed by a user who has purchased the integratedcircuit 10. Theclock speed register 24 is programmed through theinput terminals 14 with an indication of the frequency of a clock signal that will be used to synchronize the operation of thefunctional circuit 12. For example, theclock speed register 24 may be a two-bit register that provides an indication of whether the clock speed corresponds to 200 megabits per second (“MBPS”), 400 MBPS, 600 MBPS or 800 MBPS. Theclock speed register 24 may be any of a wide variety of devices capable of storing data in a nonvolatile manner. For example, theclock speed register 24 may be a programmable read only memory (“PROM”), a flash ROM, or a programmable element, such as a fuse or antifuse. - The
speed grade register 22 and theclock speed register 24 are enabled by an output from a parameteraccess detector circuit 26. The parameteraccess detector circuit 26 includes a plurality of inputs that are coupled to theinput terminals 14 of theintegrated circuit 10. In response to a predetermined combination of signals applied to theinput terminals 14, and decoded by theparameter access detector 26, theparameter access detector 26 enables thespeed grade register 22 and theclock speed register 24. The combination of signals chosen for decoding by theparameter access detector 26 is preferably a combination of signals that is not normally applied to theintegrated circuit 10 during normal operation. Circuits usable for theparameter access detector 26 are conventionally used to select a special operating mode, such as a test mode, in integrated circuits. - The
parameter recording system 20 also includes a plurality of performance data registers 30 that record a plurality of sets of performance parameters, with each set corresponding to a specific combination of speed grade of theintegrated circuit 10 and frequency of a clock signal that is to be applied to theintegrated circuit 10. Thus, for example, the performance data registers 30 record a set of performance parameters for anintegrated circuit 10 having a speed grade of 30 nanoseconds that will be operated at a clock speed of 200 MBPS, a set of performance parameters for an integrated circuit having a speed grade of 30 nanoseconds at a clock speed of 400 MBPS, etc. Respective sets of performance parameters will also be recorded for, for example, integrated circuits having a speed grade of 45 nanoseconds at each clock speed from 200 MBPS to 800 MBPS. Based on the speed grade programmed into thespeed grade register 22 by the manufacturer and the clock speed programmed into theclock speed register 24 by the user, the performance data register 30 applies to theoutput terminal 60 the data corresponding to the performance parameters at that speed grade and clock speed. The user can then read the performance parameters through theoutput terminals 16 to design circuitry interfacing with thefunctional circuit 12 in an optimum manner. - One embodiment of a
speed grade register 22 and aclock speed register 24 is shown in FIG. 2 along with theparameter access detector 26. Theregisters antifuses parameter access detector 26 and the other plate coupled to ground through aresistor antifuses antifuses antifuses functional circuit 12 is illustrated in the table of FIG. 3A. If neither of theantifuses functional circuit 12 has a speed grade of 30 nanoseconds. If only theantifuse 42 has been programmed, thespeed grade register 22 provides an indication that the functional circuit has a speed grade of 35 nanoseconds. If bothantifuses speed grade register 22 is indicative of a speed grade of 45 nanoseconds. As mentioned above, thespeed grade register 22 and theclock speed register 24 may be implemented using a variety of nonvolatile data recording devices, in addition to theantifuses - The junction between each antifuse40, 42 and its
respective resistor speed grade decoder 50 and aclock speed decoder 52. Thedecoders antifuses decoder decoder - The
antifuses clock speed register 24 operate in essentially the same manner as thespeed grade register 22. The user does not program either theantifuse antifuse 42 is programmed if a clock speed of 400 MBPS will be used, etc. - Illustrative embodiments of the
speed grade decoder 50 and theclock speed decoder 52 are illustrated in FIG. 4. As explained above, thedecoders decoders inverters inverter gate 60 receives the binary inputs to decode “00,” the NORgate 62 receives the inverted AO or A2 bit to decode “01,” the NORgate 64 receives the inverted A1 or A3 bit to decode “10,” and the NORgate 66 receives both inverted bits AO and A1 or A2 and A3 to decode “11.” - One embodiment of the performance data registers30 is illustrated in FIG. 5. The performance data registers include four register sets 80-86 each of which include four registers 90-96. Each register set 80-86 records the performance parameters for a respective speed grade. Thus, for example, the register set 82 records the performance parameters for a 35 nanosecond speed grade. Each of the
registers register 90 records the performance parameters for a 30 nanosecond speed grade at a clock speed of 200 MBPS, theregister 92 records the performance parameters for a 30 nanosecond speed grade at a clock speed of 400 MBPS, theregister 94 records the performance parameters for a 30 nanosecond speed grade at a clock speed of 600 MBPS, and theregister 96 records the performance parameters for a 30 nanosecond speed grade at a clock speed of 800 MBPS. Each of theregisters - The enable inputs for the registers90-96 in each register set 80-86 is coupled to a respective selector circuit 100-106. The selector circuits 100-106 are coupled to the outputs of the
speed grade decoder 50 and theclock speed decoder 52. (The outputs of thespeed grade decoder 50 are designated by the numbers 1-4, and the outputs of theclock speed decoder 52 are designated by the letters A-D). Each of the decoder circuits 100-106 includes four NAND gates 110-116. A1 of the NAND gates 110-116 in eachselector circuit 90 are simultaneously enabled by an active high from one of the outputs of thespeed grade decoder 50. Thus, the NAND gates 110-116 in theselector circuit 100 are all enabled by an active high “1” output from thespeed grade decoder 50 indicative of a 30 nanosecond speed grade. Similarly, all of the NAND gates 110-116 in theselector circuit 106 are enabled by an active high on the “4” output of thespeed grade decoder 50 indicative of a 45 nanosecond speed grade. Individual NAND gates 110-116 within each selector circuit 100-106 are enabled by a respective output from theclock speed decoder 52. Thus, for example, theNAND gates 110 are enabled by an active high “A” output from theclock speed decoder 52 indicative of a clock speed of 200 MBPS. As a result, when thespeed grade decoder 50 outputs an active high signal on output “2” indicative of a 35 nanosecond speed grade and theclock speed decoder 52 outputs an active high signal on the “C” output indicative of a 600 MBPS clock speed, theNAND gate 114 in theselection circuit 102 outputs a low. The low at the output of theNAND gate 114 enables theregister 94 in the register set 82 which then outputs data indicative of the performance parameters at a 35 nanosecond speed grade and a clock speed of 600 MBPS. The performance parameters are then read by the user, as explained above. - FIG. 6 is a block diagram of a
computer system 200 that includes the integratedcircuit 10 of FIG. 1 in which thefunctional circuit 12 is a memory device. Thecomputer system 200 includescomputer circuitry 202, such as a processor, for performing various computing functions, such as executing specific software to perform specific calculations or tasks. Included in thecomputer circuitry 202 is theintegrated circuit 10 containing the memory device as thefunctional circuit 12. In addition, thecomputer system 200 includes one ormore input devices 204, such as a keyboard or a mouse, coupled to thecomputer circuitry 202 to allow an operator to interface with thecomputer system 200. Typically, thecomputer system 200 also includes one ormore output devices 210 coupled to thecomputer circuitry 202, such output devices typically being a printer or a video terminal. One or moredata storage devices 212 are also typically coupled to thecomputer circuitry 202 to store data or retrieve data from external storage media (not shown). Examples oftypical storage devices 212 include hard and floppy disks, tape cassettes, and compact disc read-only memories (CD-ROMs). Thecomputer circuitry 202 is typically coupled to thememory device 12 through a control bus, a data bus, and an address bus to provide for writing data to and reading data from thememory device 12. - While the invention has been described herein by way of exemplary embodiments for purposes of illustration, various modifications may be made without departing from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims.
Claims (47)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/764,535 US6393378B2 (en) | 1998-03-06 | 2001-01-16 | Circuit and method for specifying performance parameters in integrated circuits |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/036,700 US6212482B1 (en) | 1998-03-06 | 1998-03-06 | Circuit and method for specifying performance parameters in integrated circuits |
US09/764,535 US6393378B2 (en) | 1998-03-06 | 2001-01-16 | Circuit and method for specifying performance parameters in integrated circuits |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/036,700 Continuation US6212482B1 (en) | 1998-03-06 | 1998-03-06 | Circuit and method for specifying performance parameters in integrated circuits |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010002461A1 true US20010002461A1 (en) | 2001-05-31 |
US6393378B2 US6393378B2 (en) | 2002-05-21 |
Family
ID=21890124
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/036,700 Expired - Lifetime US6212482B1 (en) | 1998-03-06 | 1998-03-06 | Circuit and method for specifying performance parameters in integrated circuits |
US09/764,535 Expired - Lifetime US6393378B2 (en) | 1998-03-06 | 2001-01-16 | Circuit and method for specifying performance parameters in integrated circuits |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/036,700 Expired - Lifetime US6212482B1 (en) | 1998-03-06 | 1998-03-06 | Circuit and method for specifying performance parameters in integrated circuits |
Country Status (8)
Country | Link |
---|---|
US (2) | US6212482B1 (en) |
EP (1) | EP1060027B1 (en) |
JP (1) | JP3823026B2 (en) |
KR (1) | KR100597826B1 (en) |
AT (1) | ATE224242T1 (en) |
AU (1) | AU2986499A (en) |
DE (1) | DE69903005T2 (en) |
WO (1) | WO1999044752A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11071835B2 (en) * | 2013-12-09 | 2021-07-27 | Pharmachemie B.V. | Inhalable medicaments |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8505108B2 (en) * | 1993-11-18 | 2013-08-06 | Digimarc Corporation | Authentication using a digital watermark |
FR2800168B1 (en) * | 1999-10-21 | 2001-12-14 | Softlink | METHOD FOR TESTING ELECTRONIC COMPONENTS |
TW522297B (en) * | 2000-03-17 | 2003-03-01 | Micro Star Int Co Ltd | Automatic over-clock method for CPU |
WO2001096893A1 (en) * | 2000-06-16 | 2001-12-20 | Transmeta Corporation | Apparatus for controlling semiconductor chip characteristics |
US7089441B2 (en) * | 2001-02-27 | 2006-08-08 | Intel Corporation | Clock multiplier selection for a microprocessor with multiple system bus clocking frequencies |
DE10135582C1 (en) * | 2001-07-20 | 2003-01-16 | Infineon Technologies Ag | IC with adjustment circuit for internal clock signal has equalization device supplied with setting data from read-only and read/write memories for initial and fine adjustment |
US7522091B2 (en) * | 2002-07-15 | 2009-04-21 | Automotive Systems Laboratory, Inc. | Road curvature estimation system |
JP4367225B2 (en) | 2004-05-11 | 2009-11-18 | ソニー株式会社 | Semiconductor integrated circuit |
BRPI0510494B8 (en) * | 2004-07-12 | 2022-06-28 | Kk Toshiba Toshiba Corporation | STORAGE DEVICE AND HOST DEVICE |
US7292019B1 (en) | 2005-10-03 | 2007-11-06 | Zilker Labs, Inc. | Method for accurately setting parameters inside integrated circuits using inaccurate external components |
US8059547B2 (en) * | 2008-12-08 | 2011-11-15 | Advantest Corporation | Test apparatus and test method |
Family Cites Families (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57149377A (en) | 1981-03-10 | 1982-09-14 | Toyo Seikan Kaisha Ltd | Sealant composition for can |
US4459660A (en) | 1981-04-13 | 1984-07-10 | Texas Instruments Incorporated | Microcomputer with automatic refresh of on-chip dynamic RAM transparent to CPU |
US4508983A (en) | 1983-02-10 | 1985-04-02 | Motorola, Inc. | MOS Analog switch driven by complementary, minimally skewed clock signals |
US4720817A (en) | 1985-02-26 | 1988-01-19 | Texas Instruments Incorporated | Fuse selection of predecoder output |
US4843188A (en) | 1986-03-25 | 1989-06-27 | Western Digital Corporation | Integrated circuit chip mounting and packaging assembly |
US4714839A (en) | 1986-03-27 | 1987-12-22 | Advanced Micro Devices, Inc. | Control circuit for disabling or enabling the provision of redundancy |
US4689494A (en) | 1986-09-18 | 1987-08-25 | Advanced Micro Devices, Inc. | Redundancy enable/disable circuit |
US4801992A (en) | 1986-12-01 | 1989-01-31 | Motorola Inc. | Three dimensional interconnected integrated circuit |
US5617365A (en) | 1988-10-07 | 1997-04-01 | Hitachi, Ltd. | Semiconductor device having redundancy circuit |
US5075569A (en) | 1989-03-17 | 1991-12-24 | Tektronix, Inc. | Output device circuit and method to minimize impedance fluctuations during crossover |
US4958088A (en) | 1989-06-19 | 1990-09-18 | Micron Technology, Inc. | Low power three-stage CMOS input buffer with controlled switching |
US5239206A (en) | 1990-03-06 | 1993-08-24 | Advanced Micro Devices, Inc. | Synchronous circuit with clock skew compensating function and circuits utilizing same |
IL96808A (en) | 1990-04-18 | 1996-03-31 | Rambus Inc | Integrated circuit i/o using a high performance bus interface |
JP2600018B2 (en) | 1990-09-29 | 1997-04-16 | 三菱電機株式会社 | Semiconductor storage device |
US5097157A (en) | 1990-11-01 | 1992-03-17 | Hewlett-Packard Company | Fast cmos bus receiver for detecting low voltage swings |
US5164619A (en) | 1990-11-21 | 1992-11-17 | Hewlett-Packard Company | Low skew clocking system for VLSI integrated circuits |
JPH04214297A (en) | 1990-12-13 | 1992-08-05 | Mitsubishi Electric Corp | Amplifier circuit |
US5216297A (en) | 1991-09-12 | 1993-06-01 | Intergraph Corporation | Low voltage swing output mos circuit for driving an ecl circuit |
US5272729A (en) | 1991-09-20 | 1993-12-21 | International Business Machines Corporation | Clock signal latency elimination network |
JP3093380B2 (en) | 1991-11-15 | 2000-10-03 | 株式会社東芝 | Signal output circuit in semiconductor integrated circuit |
US5295102A (en) | 1992-01-31 | 1994-03-15 | Sgs-Thomson Microelectronics, Inc. | Semiconductor memory with improved redundant sense amplifier control |
DE4345604B3 (en) | 1992-03-06 | 2012-07-12 | Rambus Inc. | Device for communication with a DRAM |
US5311081A (en) | 1992-04-01 | 1994-05-10 | Digital Equipment Corporation | Data bus using open drain drivers and differential receivers together with distributed termination impedances |
US5278460A (en) | 1992-04-07 | 1994-01-11 | Micron Technology, Inc. | Voltage compensating CMOS input buffer |
FR2697673B1 (en) | 1992-10-29 | 1994-12-16 | Gemplus Card Int | Fuse circuit, for integrated circuit. |
FR2698222B1 (en) | 1992-11-18 | 1994-12-16 | Gemplus Card Int | Method and circuit for blowing a fuse in an integrated circuit. |
US5430408A (en) | 1993-03-08 | 1995-07-04 | Texas Instruments Incorporated | Transmission gate circuit |
JP3293935B2 (en) | 1993-03-12 | 2002-06-17 | 株式会社東芝 | Semiconductor memory with parallel bit test mode |
US5488321A (en) | 1993-04-07 | 1996-01-30 | Rambus, Inc. | Static high speed comparator |
JP2727921B2 (en) | 1993-08-13 | 1998-03-18 | 日本電気株式会社 | Semiconductor integrated circuit device |
US5491664A (en) | 1993-09-27 | 1996-02-13 | Cypress Semiconductor Corporation | Flexibilitiy for column redundancy in a divided array architecture |
US5451898A (en) | 1993-11-12 | 1995-09-19 | Rambus, Inc. | Bias circuit and differential amplifier having stabilized output swing |
US5422529A (en) | 1993-12-10 | 1995-06-06 | Rambus, Inc. | Differential charge pump circuit with high differential and low common mode impedance |
US5412593A (en) | 1994-01-12 | 1995-05-02 | Texas Instruments Incorporated | Fuse and antifuse reprogrammable link for integrated circuits |
US5579326A (en) * | 1994-01-31 | 1996-11-26 | Sgs-Thomson Microelectronics, Inc. | Method and apparatus for programming signal timing |
AU1738995A (en) | 1994-02-15 | 1995-08-29 | Rambus Inc. | A phase detector with minimized phase detection error |
DE69412230T2 (en) | 1994-02-17 | 1999-04-08 | Sgs Thomson Microelectronics | Method for programming redundancy registers in a column redundancy circuit for a semiconductor memory device |
EP0668563B1 (en) | 1994-02-17 | 1998-07-08 | STMicroelectronics S.r.l. | Method for programming redundancy registers in a row redundancy integrated circuitry for a semiconductor memory device |
WO1995032549A1 (en) | 1994-05-23 | 1995-11-30 | Rambus, Inc. | Method and apparatus for distributing clock signals with minimal skew |
US5469396A (en) | 1994-06-07 | 1995-11-21 | Actel Corporation | Apparatus and method determining the resistance of antifuses in an array |
US5465060A (en) | 1994-06-10 | 1995-11-07 | International Business Machines Corporation | Fast edge triggered self-resetting CMOS receiver with parallel L1/L2 (Master/Slave) latch |
US5625805A (en) | 1994-06-30 | 1997-04-29 | Digital Equipment Corporation | Clock architecture for synchronous system bus which regulates and adjusts clock skew |
US5572458A (en) | 1994-06-30 | 1996-11-05 | Vlsi Technology, Inc. | Multi-level vROM programming method and circuit |
TW418329B (en) | 1994-08-24 | 2001-01-11 | Ibm | Integrated circuit clocking technique and circuit therefor |
JPH0897685A (en) | 1994-09-22 | 1996-04-12 | Fujitsu Ltd | Flip-flop circuit |
US5528539A (en) | 1994-09-29 | 1996-06-18 | Micron Semiconductor, Inc. | High speed global row redundancy system |
US5577050A (en) | 1994-12-28 | 1996-11-19 | Lsi Logic Corporation | Method and apparatus for configurable build-in self-repairing of ASIC memories design |
US5570042B1 (en) | 1995-01-03 | 2000-10-17 | Sgs Thomson Micro Electronics | Pecl input buffer |
US5495436A (en) | 1995-01-13 | 1996-02-27 | Vlsi Technology, Inc. | Anti-fuse ROM programming circuit |
US5539333A (en) | 1995-01-23 | 1996-07-23 | International Business Machines Corporation | CMOS receiver circuit |
US5732207A (en) * | 1995-02-28 | 1998-03-24 | Intel Corporation | Microprocessor having single poly-silicon EPROM memory for programmably controlling optional features |
US5901105A (en) * | 1995-04-05 | 1999-05-04 | Ong; Adrian E | Dynamic random access memory having decoding circuitry for partial memory blocks |
US5691945A (en) | 1995-05-31 | 1997-11-25 | Macronix International Co., Ltd. | Technique for reconfiguring a high density memory |
US5663915A (en) | 1995-06-07 | 1997-09-02 | United Memories, Inc. | Amplifier and method for sensing having a pre-bias or coupling step |
US5621340A (en) | 1995-08-02 | 1997-04-15 | Rambus Inc. | Differential comparator for amplifying small swing signals to a full swing output |
US5578941A (en) | 1995-08-23 | 1996-11-26 | Micron Technology, Inc. | Voltage compensating CMOS input buffer circuit |
JPH09153285A (en) | 1995-11-29 | 1997-06-10 | Mitsubishi Electric Corp | Amplifier circuit and complementary amplifier circuit |
DE19548629C1 (en) | 1995-12-23 | 1997-07-24 | Itt Ind Gmbh Deutsche | Complementary clock system |
US5790462A (en) | 1995-12-29 | 1998-08-04 | Sgs-Thomson Microelectronics, Inc. | Redundancy control |
US5748020A (en) | 1996-02-02 | 1998-05-05 | Lsi Logic Corporation | High speed capture latch |
US5781486A (en) | 1996-04-16 | 1998-07-14 | Micron Technology Corporation | Apparatus for testing redundant elements in a packaged semiconductor memory device |
US5706292A (en) | 1996-04-25 | 1998-01-06 | Micron Technology, Inc. | Layout for a semiconductor memory device having redundant elements |
US5850150A (en) | 1996-05-01 | 1998-12-15 | Sun Microsystems, Inc. | Final stage clock buffer in a clock distribution network |
US5734617A (en) | 1996-08-01 | 1998-03-31 | Micron Technology Corporation | Shared pull-up and selection circuitry for programmable cells such as antifuse cells |
JP3175603B2 (en) * | 1996-09-20 | 2001-06-11 | 日本電気株式会社 | Semiconductor integrated circuit device |
US5757705A (en) * | 1997-01-22 | 1998-05-26 | Micron Technology, Inc. | SDRAM clocking test mode |
US5953276A (en) | 1997-12-18 | 1999-09-14 | Micron Technology, Inc. | Fully-differential amplifier |
US6104209A (en) | 1998-08-27 | 2000-08-15 | Micron Technology, Inc. | Low skew differential receiver with disable feature |
US5852378A (en) | 1997-02-11 | 1998-12-22 | Micron Technology, Inc. | Low-skew differential signal converter |
US5898297A (en) | 1997-03-31 | 1999-04-27 | Sun Microsystems, Inc. | Differential high speed driver for low voltage operation |
US5898287A (en) | 1997-07-23 | 1999-04-27 | Technicore, Inc. | Slip controlled induction motor using variable frequency transducer and method for controlling slip |
-
1998
- 1998-03-06 US US09/036,700 patent/US6212482B1/en not_active Expired - Lifetime
-
1999
- 1999-03-05 AU AU29864/99A patent/AU2986499A/en not_active Abandoned
- 1999-03-05 WO PCT/US1999/004903 patent/WO1999044752A2/en active IP Right Grant
- 1999-03-05 EP EP99911154A patent/EP1060027B1/en not_active Expired - Lifetime
- 1999-03-05 KR KR1020007009891A patent/KR100597826B1/en not_active IP Right Cessation
- 1999-03-05 DE DE69903005T patent/DE69903005T2/en not_active Expired - Lifetime
- 1999-03-05 AT AT99911154T patent/ATE224242T1/en not_active IP Right Cessation
- 1999-03-05 JP JP2000534342A patent/JP3823026B2/en not_active Expired - Fee Related
-
2001
- 2001-01-16 US US09/764,535 patent/US6393378B2/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11071835B2 (en) * | 2013-12-09 | 2021-07-27 | Pharmachemie B.V. | Inhalable medicaments |
Also Published As
Publication number | Publication date |
---|---|
EP1060027A2 (en) | 2000-12-20 |
DE69903005D1 (en) | 2002-10-24 |
KR20010041678A (en) | 2001-05-25 |
JP3823026B2 (en) | 2006-09-20 |
AU2986499A (en) | 1999-09-20 |
US6212482B1 (en) | 2001-04-03 |
DE69903005T2 (en) | 2003-04-17 |
WO1999044752A3 (en) | 1999-10-21 |
JP2002505497A (en) | 2002-02-19 |
KR100597826B1 (en) | 2006-07-10 |
US6393378B2 (en) | 2002-05-21 |
EP1060027B1 (en) | 2002-09-18 |
ATE224242T1 (en) | 2002-10-15 |
WO1999044752A2 (en) | 1999-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3708726B2 (en) | Defect relief circuit | |
US6097644A (en) | Redundant row topology circuit, and memory device and test system using same | |
US6373762B2 (en) | Programmable voltage divider and method for testing the impedance of a programmable element | |
US6212482B1 (en) | Circuit and method for specifying performance parameters in integrated circuits | |
JP2773271B2 (en) | Semiconductor storage device | |
US6724670B2 (en) | Shared redundancy for memory having column addressing | |
US6983404B2 (en) | Method and apparatus for checking the resistance of programmable elements | |
US4984205A (en) | Semiconductor memory device with improved indicator of state of redundant structure | |
EP0414477B1 (en) | Semiconductor memory device having redundant memory cells | |
US20040030970A1 (en) | Test platform device and method for testing embedded memory of system on chip | |
EP0070823A1 (en) | Semiconductor memory redundant element identification circuit | |
US6367039B1 (en) | Method and apparatus for testing adjustment of a circuit parameter | |
US7206237B2 (en) | Apparatus and method for testing a memory device with multiple address generators | |
US11335427B1 (en) | Memory test circuit | |
US6704676B2 (en) | Method and circuit configuration for identifying an operating property of an integrated circuit | |
JP3898390B2 (en) | Semiconductor memory device | |
US7340313B2 (en) | Monitoring device for monitoring internal signals during initialization of an electronic circuit | |
JPH05243529A (en) | Read-only semiconductor storage device with function of limiting the number of writings | |
JPH0793039B2 (en) | Memory address control circuit | |
JPH05180907A (en) | Address line selection circuit | |
JP2000171525A (en) | Semiconductor integrated circuit apparatus, its inspection method and its manufacture | |
JPH04102298A (en) | Redundancy comprising lsi memory | |
JP2001356146A (en) | Semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 |
|
FPAY | Fee payment |
Year of fee payment: 12 |