EP0668561A3 - A flexible ECC/parity bit architecture. - Google Patents

A flexible ECC/parity bit architecture. Download PDF

Info

Publication number
EP0668561A3
EP0668561A3 EP95101257A EP95101257A EP0668561A3 EP 0668561 A3 EP0668561 A3 EP 0668561A3 EP 95101257 A EP95101257 A EP 95101257A EP 95101257 A EP95101257 A EP 95101257A EP 0668561 A3 EP0668561 A3 EP 0668561A3
Authority
EP
European Patent Office
Prior art keywords
memory array
error correcting
internal memory
codeword
encoded
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP95101257A
Other languages
German (de)
French (fr)
Other versions
EP0668561B1 (en
EP0668561A2 (en
Inventor
Oliver Kiehl
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of EP0668561A2 publication Critical patent/EP0668561A2/en
Publication of EP0668561A3 publication Critical patent/EP0668561A3/en
Application granted granted Critical
Publication of EP0668561B1 publication Critical patent/EP0668561B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices

Abstract

A semiconductor memory device is disclosed which includes an input terminal for receiving, and an output terminal for producing a data word, each having a predetermined number of bits. An internal memory array stores a plurality of error correcting encoded codewords each encoding more than one data word. An error correcting encoder is coupled between the input terminal and the memory array for generating an error correcting encoded codeword, encoding the received data word, and storing the codeword in the internal memory array. An error correcting decoder is coupled between the internal memory array and the output terminal to retrieve an error correction encoded codeword from the internal memory array, correct any detected errors, and produce one of the more than one data words encoded in the retrieved codeword at the output terminal. <IMAGE>
EP95101257A 1994-02-22 1995-01-30 A flexible ECC/parity bit architecture Expired - Lifetime EP0668561B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US20078694A 1994-02-22 1994-02-22
US200786 1994-02-22

Publications (3)

Publication Number Publication Date
EP0668561A2 EP0668561A2 (en) 1995-08-23
EP0668561A3 true EP0668561A3 (en) 1996-04-10
EP0668561B1 EP0668561B1 (en) 2002-04-10

Family

ID=22743178

Family Applications (1)

Application Number Title Priority Date Filing Date
EP95101257A Expired - Lifetime EP0668561B1 (en) 1994-02-22 1995-01-30 A flexible ECC/parity bit architecture

Country Status (7)

Country Link
US (1) US5966389A (en)
EP (1) EP0668561B1 (en)
JP (1) JPH07254300A (en)
KR (1) KR100382255B1 (en)
AT (1) ATE216096T1 (en)
DE (1) DE69526279T2 (en)
TW (1) TW399169B (en)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE9601606D0 (en) 1996-04-26 1996-04-26 Ericsson Telefon Ab L M Ways for radio telecommunication systems
JP3945602B2 (en) * 1998-04-14 2007-07-18 富士通株式会社 Correction inspection method and correction inspection apparatus
KR100665442B1 (en) * 2000-12-29 2007-01-04 엘지전자 주식회사 Method and apparatus for controlling a error correction memory
US6981196B2 (en) * 2001-07-25 2005-12-27 Hewlett-Packard Development Company, L.P. Data storage method for use in a magnetoresistive solid-state storage device
US20030023922A1 (en) * 2001-07-25 2003-01-30 Davis James A. Fault tolerant magnetoresistive solid-state storage device
US7036068B2 (en) * 2001-07-25 2006-04-25 Hewlett-Packard Development Company, L.P. Error correction coding and decoding in a solid-state storage device
US20030172339A1 (en) * 2002-03-08 2003-09-11 Davis James Andrew Method for error correction decoding in a magnetoresistive solid-state storage device
US6973604B2 (en) * 2002-03-08 2005-12-06 Hewlett-Packard Development Company, L.P. Allocation of sparing resources in a magnetoresistive solid-state storage device
JP2005327437A (en) 2004-04-12 2005-11-24 Nec Electronics Corp Semiconductor storage device
US20070061669A1 (en) * 2005-08-30 2007-03-15 Major Karl L Method, device and system for detecting error correction defects
WO2009032191A1 (en) * 2007-08-31 2009-03-12 Unifrax I Llc Exhaust gas treatment device
US7814300B2 (en) 2008-04-30 2010-10-12 Freescale Semiconductor, Inc. Configurable pipeline to process an operation at alternate pipeline stages depending on ECC/parity protection mode of memory access
US20090276587A1 (en) * 2008-04-30 2009-11-05 Moyer William C Selectively performing a single cycle write operation with ecc in a data processing system
GB201114831D0 (en) * 2011-08-26 2011-10-12 Univ Oxford Brookes Circuit with error correction
US9529547B2 (en) 2011-10-21 2016-12-27 Freescale Semiconductor, Inc. Memory device and method for organizing a homogeneous memory
KR102002925B1 (en) 2012-11-01 2019-07-23 삼성전자주식회사 Memory module, memory system havint the same, and driving method thereof
KR101439815B1 (en) * 2013-03-08 2014-09-11 고려대학교 산학협력단 Circuit and method for processing error of memory
KR101750662B1 (en) 2013-06-24 2017-06-23 마이크론 테크놀로지, 인크. Circuits, apparatuses, and methods for correcting data errors
CN103700396B (en) * 2013-12-03 2016-06-01 中国航天科技集团公司第九研究院第七七一研究所 The controller of a kind of anti-SEU error accumulation towards SRAM and method
US9852024B2 (en) * 2016-04-19 2017-12-26 Winbond Electronics Corporation Apparatus and method for read time control in ECC-enabled flash memory
US10691533B2 (en) * 2017-12-12 2020-06-23 Micron Technology, Inc. Error correction code scrub scheme
CN117079686A (en) * 2020-09-18 2023-11-17 长鑫存储技术有限公司 Memory device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3825893A (en) * 1973-05-29 1974-07-23 Ibm Modular distributed error detection and correction apparatus and method
US5127014A (en) * 1990-02-13 1992-06-30 Hewlett-Packard Company Dram on-chip error correction/detection
EP0528234A2 (en) * 1991-08-14 1993-02-24 International Business Machines Corporation Data processing system for generating data bits based on stored data
EP0540450A1 (en) * 1991-10-31 1993-05-05 International Business Machines Corporation ECC function with self-contained high performance partial write or read/modify/write and parity look-ahead interface scheme

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3243774A (en) * 1962-07-12 1966-03-29 Honeywell Inc Digital data werror detection and correction apparatus
US3387261A (en) * 1965-02-05 1968-06-04 Honeywell Inc Circuit arrangement for detection and correction of errors occurring in the transmission of digital data
US3648239A (en) * 1970-06-30 1972-03-07 Ibm System for translating to and from single error correction-double error detection hamming code and byte parity code
US3836957A (en) * 1973-06-26 1974-09-17 Ibm Data storage system with deferred error detection
US4506362A (en) * 1978-12-22 1985-03-19 Gould Inc. Systematic memory error detection and correction apparatus and method
US4360915A (en) * 1979-02-07 1982-11-23 The Warner & Swasey Company Error detection means
US5177743A (en) * 1982-02-15 1993-01-05 Hitachi, Ltd. Semiconductor memory
US4450562A (en) * 1982-03-26 1984-05-22 Rca Corporation Two level parity error correction system
US4651321A (en) * 1983-08-29 1987-03-17 Amdahl Corporation Apparatus for reducing storage necessary for error correction and detection in data processing machines
EP0145805B1 (en) * 1983-12-19 1989-02-08 Deutsche ITT Industries GmbH Correction method for symbol errors in video/teletext signals
JPS61134988A (en) * 1984-12-04 1986-06-23 Toshiba Corp Error detecting/correction function controlling system of dynamic type memory
US4852100A (en) * 1986-10-17 1989-07-25 Amdahl Corporation Error detection and correction scheme for main storage unit
JPH01171199A (en) * 1987-12-25 1989-07-06 Mitsubishi Electric Corp Semiconductor memory
US4995041A (en) * 1989-02-03 1991-02-19 Digital Equipment Corporation Write back buffer with error correcting capabilities
US5195099A (en) * 1989-04-11 1993-03-16 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device having improved error correcting circuit
JPH0387000A (en) * 1989-08-30 1991-04-11 Mitsubishi Electric Corp Semiconductor memory device
US5331645A (en) * 1990-01-17 1994-07-19 Integrated Device Technology, Inc. Expandable digital error detection and correction device
US5043943A (en) * 1990-06-18 1991-08-27 Motorola, Inc. Cache memory with a parity write control circuit
JP2549209B2 (en) * 1991-01-23 1996-10-30 株式会社東芝 Semiconductor memory device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3825893A (en) * 1973-05-29 1974-07-23 Ibm Modular distributed error detection and correction apparatus and method
US5127014A (en) * 1990-02-13 1992-06-30 Hewlett-Packard Company Dram on-chip error correction/detection
EP0528234A2 (en) * 1991-08-14 1993-02-24 International Business Machines Corporation Data processing system for generating data bits based on stored data
EP0540450A1 (en) * 1991-10-31 1993-05-05 International Business Machines Corporation ECC function with self-contained high performance partial write or read/modify/write and parity look-ahead interface scheme

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
HEDGE A: "ERROR DETECTION AND CORRECTION WITH THE IDT49C466", MICROPROCESSORS AND MICROSYSTEMS, vol. 18, no. 10, 1 December 1994 (1994-12-01), pages 613 - 620, XP000488049 *
HEGDE A: "DETECT/CORRECT ERRORS TO IMPROVE DATA RELIABILITY", ELECTRONIC DESIGN, vol. 40, no. 12, 11 June 1992 (1992-06-11), pages 75 - 76, 78, 80, 81, 83, XP000303518 *

Also Published As

Publication number Publication date
DE69526279T2 (en) 2002-10-02
JPH07254300A (en) 1995-10-03
ATE216096T1 (en) 2002-04-15
EP0668561B1 (en) 2002-04-10
DE69526279D1 (en) 2002-05-16
KR100382255B1 (en) 2003-08-06
EP0668561A2 (en) 1995-08-23
TW399169B (en) 2000-07-21
US5966389A (en) 1999-10-12
KR950033822A (en) 1995-12-26

Similar Documents

Publication Publication Date Title
EP0668561A3 (en) A flexible ECC/parity bit architecture.
KR960003094B1 (en) Error correction code generator
US5719884A (en) Error correction method and apparatus based on two-dimensional code array with reduced redundancy
EP0026516B1 (en) Apparatus for the processing of an information stream with the aid of an error-correcting convolutional code and for the detection of an error still irremediable in this processing
US5537429A (en) Error-correcting method and decoder using the same
US4276646A (en) Method and apparatus for detecting errors in a data set
EP0969480A4 (en) Encoding method and memory device
CN1012400B (en) Error correcting method and circuit
GB2226168B (en) Error checking and correction in digital memory devices
EP0147336B1 (en) Error correcting and detecting system
US5537427A (en) Modular multiple error correcting code system
JP2005522140A (en) A method for repeated forward error correction of hard input.
CA2056884A1 (en) Concatenated coding method and apparatus with errors and erasures decoding
US5748652A (en) Apparatus for detecting and correcting cyclic redundancy check errors
US7296212B1 (en) Multi-dimensional irregular array codes and methods for forward error correction, and apparatuses and systems employing such codes and methods
JPH11283396A (en) Memory device
WO2011150152A1 (en) Outer code protection for solid state memory devices
WO1996032718A1 (en) Data processing method for generating error correction product code block, data processing method for recording data in recording medium, and data processing device for data
US20030188248A1 (en) Apparatus for iterative hard-decision forward error correction decoding
EP0528234A3 (en) Data processing system for generating data bits based on stored data
JP3283130B2 (en) Digital data encoding and decoding methods and apparatus for implementing these methods
US6360347B1 (en) Error correction method for a memory device
US5809042A (en) Interleave type error correction method and apparatus
US6584594B1 (en) Data pre-reading and error correction circuit for a memory device
KR100293066B1 (en) Multi-level memory device having an ecc circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT DE FR GB IE IT NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT DE FR GB IE IT NL

17P Request for examination filed

Effective date: 19961114

17Q First examination report despatched

Effective date: 20000210

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT DE FR GB IE IT NL

REF Corresponds to:

Ref document number: 216096

Country of ref document: AT

Date of ref document: 20020415

Kind code of ref document: T

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 69526279

Country of ref document: DE

Date of ref document: 20020516

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20030113

REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1013342

Country of ref document: HK

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20060113

Year of fee payment: 12

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20070801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070801

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20080125

Year of fee payment: 14

Ref country code: IE

Payment date: 20080122

Year of fee payment: 14

Ref country code: GB

Payment date: 20080124

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20080116

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20080111

Year of fee payment: 14

Ref country code: DE

Payment date: 20080315

Year of fee payment: 14

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20090130

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090801

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090130

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20091030

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090202

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090130