JP3616518B2
(ja)
*
|
1999-02-10 |
2005-02-02 |
日本電気株式会社 |
プログラマブルデバイス
|
US6396302B2
(en)
|
1999-02-25 |
2002-05-28 |
Xilinx, Inc. |
Configurable logic element with expander structures
|
US6400180B2
(en)
|
1999-02-25 |
2002-06-04 |
Xilinix, Inc. |
Configurable lookup table for programmable logic devices
|
US6686767B1
(en)
*
|
1999-05-07 |
2004-02-03 |
Morphics Technology Inc. |
Apparatus and method for controlling a three-state bus
|
KR100516693B1
(ko)
*
|
2003-04-02 |
2005-09-22 |
주식회사 하이닉스반도체 |
불휘발성 프로그래머블 로직 회로
|
US6756811B2
(en)
*
|
2000-03-10 |
2004-06-29 |
Easic Corporation |
Customizable and programmable cell array
|
US6331790B1
(en)
*
|
2000-03-10 |
2001-12-18 |
Easic Corporation |
Customizable and programmable cell array
|
US6373279B1
(en)
*
|
2000-05-05 |
2002-04-16 |
Xilinx, Inc. |
FPGA lookup table with dual ended writes for ram and shift register modes
|
US6288937B1
(en)
*
|
2000-05-10 |
2001-09-11 |
Lattice Semiconductor Corporation |
Decoded generic routing pool
|
JP3472527B2
(ja)
*
|
2000-05-16 |
2003-12-02 |
松下電器産業株式会社 |
論理回路モジュール及びこれを用いた半導体集積回路の設計方法並びに半導体集積回路
|
JP2002074862A
(ja)
*
|
2000-08-25 |
2002-03-15 |
Toshiba Corp |
データ処理方法及び装置及び記録媒体及び再生方法及び装置
|
US6754686B1
(en)
*
|
2000-10-13 |
2004-06-22 |
Xilinx, Inc. |
Literal sharing method for fast sum-of-products logic
|
US7653710B2
(en)
|
2002-06-25 |
2010-01-26 |
Qst Holdings, Llc. |
Hardware task manager
|
US7752419B1
(en)
|
2001-03-22 |
2010-07-06 |
Qst Holdings, Llc |
Method and system for managing hardware resources to implement system functions using an adaptive computing architecture
|
US7325123B2
(en)
*
|
2001-03-22 |
2008-01-29 |
Qst Holdings, Llc |
Hierarchical interconnect for configuring separate interconnects for each group of fixed and diverse computational elements
|
US6836839B2
(en)
|
2001-03-22 |
2004-12-28 |
Quicksilver Technology, Inc. |
Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
|
US7962716B2
(en)
|
2001-03-22 |
2011-06-14 |
Qst Holdings, Inc. |
Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
|
US20040133745A1
(en)
|
2002-10-28 |
2004-07-08 |
Quicksilver Technology, Inc. |
Adaptable datapath for a digital processing system
|
US7433909B2
(en)
|
2002-06-25 |
2008-10-07 |
Nvidia Corporation |
Processing architecture for a reconfigurable arithmetic node
|
US7624204B2
(en)
*
|
2001-03-22 |
2009-11-24 |
Nvidia Corporation |
Input/output controller node in an adaptable computing environment
|
US6677779B1
(en)
*
|
2001-03-29 |
2004-01-13 |
Atheros Communications, Inc. |
Flexible control interface for integrated circuit
|
US6388466B1
(en)
|
2001-04-27 |
2002-05-14 |
Xilinx, Inc. |
FPGA logic element with variable-length shift register capability
|
US6970951B2
(en)
*
|
2001-05-04 |
2005-11-29 |
Texas Instruments Incorporated |
Method and device for providing and external interface using a programmed configuration bit in flash memory
|
US6577678B2
(en)
|
2001-05-08 |
2003-06-10 |
Quicksilver Technology |
Method and system for reconfigurable channel coding
|
US6618434B2
(en)
*
|
2001-05-31 |
2003-09-09 |
Quicksilver Technology, Inc. |
Adaptive, multimode rake receiver for dynamic search and multipath reception
|
JP3613396B2
(ja)
|
2001-06-25 |
2005-01-26 |
日本電気株式会社 |
機能ブロック
|
US20030068038A1
(en)
*
|
2001-09-28 |
2003-04-10 |
Bedros Hanounik |
Method and apparatus for encrypting data
|
US7463544B1
(en)
*
|
2001-10-15 |
2008-12-09 |
Altera Corporation |
Device programmable to operate as a multiplexer, demultiplexer, or memory device
|
US7046635B2
(en)
|
2001-11-28 |
2006-05-16 |
Quicksilver Technology, Inc. |
System for authorizing functionality in adaptable hardware devices
|
US6986021B2
(en)
|
2001-11-30 |
2006-01-10 |
Quick Silver Technology, Inc. |
Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements
|
US8412915B2
(en)
|
2001-11-30 |
2013-04-02 |
Altera Corporation |
Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements
|
US7283628B2
(en)
*
|
2001-11-30 |
2007-10-16 |
Analog Devices, Inc. |
Programmable data encryption engine
|
US7269615B2
(en)
|
2001-12-18 |
2007-09-11 |
Analog Devices, Inc. |
Reconfigurable input Galois field linear transformer system
|
US7644279B2
(en)
*
|
2001-12-05 |
2010-01-05 |
Nvidia Corporation |
Consumer product distribution in the embedded system market
|
US7215701B2
(en)
|
2001-12-12 |
2007-05-08 |
Sharad Sambhwani |
Low I/O bandwidth method and system for implementing detection and identification of scrambling codes
|
US7508937B2
(en)
*
|
2001-12-18 |
2009-03-24 |
Analog Devices, Inc. |
Programmable data encryption engine for advanced encryption standard algorithm
|
US7403981B2
(en)
|
2002-01-04 |
2008-07-22 |
Quicksilver Technology, Inc. |
Apparatus and method for adaptive multimedia reception and transmission in communication environments
|
US7100143B2
(en)
*
|
2002-01-31 |
2006-08-29 |
Cadence Design Systems, Inc. |
Method and apparatus for pre-tabulating sub-networks
|
US6765408B2
(en)
|
2002-02-11 |
2004-07-20 |
Lattice Semiconductor Corporation |
Device and method with generic logic blocks
|
WO2003079549A1
(en)
*
|
2002-03-18 |
2003-09-25 |
Koninklijke Philips Electronics N.V. |
Configuration memory implementation for lut-based reconfigurable logic architectures
|
US6732354B2
(en)
*
|
2002-04-23 |
2004-05-04 |
Quicksilver Technology, Inc. |
Method, system and software for programming reconfigurable hardware
|
US7660984B1
(en)
|
2003-05-13 |
2010-02-09 |
Quicksilver Technology |
Method and system for achieving individualized protected space in an operating system
|
US7328414B1
(en)
|
2003-05-13 |
2008-02-05 |
Qst Holdings, Llc |
Method and system for creating and programming an adaptive computing engine
|
US7620678B1
(en)
|
2002-06-12 |
2009-11-17 |
Nvidia Corporation |
Method and system for reducing the time-to-market concerns for embedded system design
|
US7802108B1
(en)
|
2002-07-18 |
2010-09-21 |
Nvidia Corporation |
Secure storage of program code for an embedded system
|
US8108656B2
(en)
|
2002-08-29 |
2012-01-31 |
Qst Holdings, Llc |
Task definition for specifying resource requirements
|
US6833730B1
(en)
|
2002-08-30 |
2004-12-21 |
Xilinx, Inc. |
PLD configurable logic block enabling the rapid calculation of sum-of-products functions
|
US7194615B2
(en)
*
|
2002-09-17 |
2007-03-20 |
Nokia Corporation |
Reconfigurable apparatus being configurable to operate in a logarithmic scale
|
US7502915B2
(en)
*
|
2002-09-30 |
2009-03-10 |
Nvidia Corporation |
System and method using embedded microprocessor as a node in an adaptable computing machine
|
US7937591B1
(en)
|
2002-10-25 |
2011-05-03 |
Qst Holdings, Llc |
Method and system for providing a device which can be adapted on an ongoing basis
|
US8949576B2
(en)
*
|
2002-11-01 |
2015-02-03 |
Nvidia Corporation |
Arithmetic node including general digital signal processing functions for an adaptive computing machine
|
US6813754B2
(en)
*
|
2002-11-05 |
2004-11-02 |
Lattice Semiconductor Corporation |
Placement processing for programmable logic devices
|
US8276135B2
(en)
|
2002-11-07 |
2012-09-25 |
Qst Holdings Llc |
Profiling of software and circuit designs utilizing data operation analyses
|
US7225301B2
(en)
|
2002-11-22 |
2007-05-29 |
Quicksilver Technologies |
External memory controller node
|
US6798240B1
(en)
*
|
2003-01-24 |
2004-09-28 |
Altera Corporation |
Logic circuitry with shared lookup table
|
US7800401B1
(en)
|
2003-02-10 |
2010-09-21 |
Altera Corporation |
Fracturable lookup table and logic element
|
US6943580B2
(en)
*
|
2003-02-10 |
2005-09-13 |
Altera Corporation |
Fracturable lookup table and logic element
|
US6888373B2
(en)
*
|
2003-02-11 |
2005-05-03 |
Altera Corporation |
Fracturable incomplete look up table for area efficient logic elements
|
US7111273B1
(en)
*
|
2003-07-03 |
2006-09-19 |
Xilinx, Inc. |
Softpal implementation and mapping technology for FPGAs with dedicated resources
|
US8296764B2
(en)
|
2003-08-14 |
2012-10-23 |
Nvidia Corporation |
Internal synchronization control for adaptive integrated circuitry
|
US7174432B2
(en)
|
2003-08-19 |
2007-02-06 |
Nvidia Corporation |
Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture
|
US7185035B1
(en)
|
2003-10-23 |
2007-02-27 |
Altera Corporation |
Arithmetic structures for programmable logic devices
|
US7565388B1
(en)
|
2003-11-21 |
2009-07-21 |
Altera Corporation |
Logic cell supporting addition of three binary words
|
US7176716B2
(en)
*
|
2003-12-24 |
2007-02-13 |
Viciciv Technology |
Look-up table structure with embedded carry logic
|
US7317264B2
(en)
*
|
2003-11-25 |
2008-01-08 |
Eaton Corporation |
Method and apparatus to independently control contactors in a multiple contactor configuration
|
US7019557B2
(en)
*
|
2003-12-24 |
2006-03-28 |
Viciciv Technology |
Look-up table based logic macro-cells
|
US7071732B1
(en)
|
2003-12-09 |
2006-07-04 |
Xilinx, Inc. |
Scalable complex programmable logic device with segmented interconnect resources
|
US7171633B1
(en)
*
|
2003-12-12 |
2007-01-30 |
Altera Corporation |
Estimating quality during early synthesis
|
US7336097B2
(en)
*
|
2003-12-24 |
2008-02-26 |
Viciciv, Inc. |
Look-up table structure with embedded carry logic
|
US8504798B2
(en)
|
2003-12-30 |
2013-08-06 |
Sandisk Technologies Inc. |
Management of non-volatile memory systems having large erase blocks
|
US7176713B2
(en)
*
|
2004-01-05 |
2007-02-13 |
Viciciv Technology |
Integrated circuits with RAM and ROM fabrication options
|
US7126381B1
(en)
|
2004-02-14 |
2006-10-24 |
Herman Schmit |
VPA interconnect circuit
|
US7193440B1
(en)
|
2004-02-14 |
2007-03-20 |
Herman Schmit |
Configurable circuits, IC's, and systems
|
US7157933B1
(en)
|
2004-02-14 |
2007-01-02 |
Herman Schmit |
Configurable circuits, IC's, and systems
|
US7284222B1
(en)
|
2004-06-30 |
2007-10-16 |
Tabula, Inc. |
Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit
|
US7425841B2
(en)
|
2004-02-14 |
2008-09-16 |
Tabula Inc. |
Configurable circuits, IC's, and systems
|
US7126373B1
(en)
|
2004-02-14 |
2006-10-24 |
Herman Schmit |
Configurable logic circuits with commutative properties
|
US7109752B1
(en)
*
|
2004-02-14 |
2006-09-19 |
Herman Schmit |
Configurable circuits, IC's, and systems
|
US7167025B1
(en)
|
2004-02-14 |
2007-01-23 |
Herman Schmit |
Non-sequentially configurable IC
|
US7193432B1
(en)
|
2004-02-14 |
2007-03-20 |
Herman Schmit |
VPA logic circuits
|
US7167022B1
(en)
|
2004-03-25 |
2007-01-23 |
Altera Corporation |
Omnibus logic element including look up table based logic elements
|
US7075332B1
(en)
*
|
2004-06-08 |
2006-07-11 |
Xilinx, Inc. |
Six-input look-up table and associated memory control circuitry for use in a field programmable gate array
|
US7061271B1
(en)
|
2004-06-08 |
2006-06-13 |
Xilinx, Inc. |
Six-input look-up table for use in a field programmable gate array
|
US7084664B1
(en)
*
|
2004-06-14 |
2006-08-01 |
Alter Corporation |
Integrated circuits with reduced interconnect overhead
|
US7439766B2
(en)
|
2004-06-30 |
2008-10-21 |
Tabula, Inc. |
Configurable logic circuits with commutative properties
|
US7193438B1
(en)
|
2004-06-30 |
2007-03-20 |
Andre Rohe |
Configurable integrated circuit with offset connection
|
US7312630B2
(en)
|
2004-06-30 |
2007-12-25 |
Tabula, Inc. |
Configurable integrated circuit with built-in turns
|
US7145361B1
(en)
|
2004-06-30 |
2006-12-05 |
Andre Rohe |
Configurable integrated circuit with different connection schemes
|
US7449915B2
(en)
|
2004-06-30 |
2008-11-11 |
Tabula Inc. |
VPA logic circuits
|
US7408382B2
(en)
|
2004-06-30 |
2008-08-05 |
Tabula, Inc. |
Configurable circuits, IC's, and systems
|
US7282950B1
(en)
|
2004-11-08 |
2007-10-16 |
Tabula, Inc. |
Configurable IC's with logic resources with offset connections
|
US7243329B2
(en)
*
|
2004-07-02 |
2007-07-10 |
Altera Corporation |
Application-specific integrated circuit equivalents of programmable logic and associated methods
|
US7084665B1
(en)
*
|
2004-07-22 |
2006-08-01 |
Altera Corporation |
Distributed random access memory in a programmable logic device
|
US7116131B1
(en)
|
2004-09-15 |
2006-10-03 |
Xilinx, Inc. |
High performance programmable logic devices utilizing dynamic circuitry
|
US7486110B2
(en)
*
|
2004-09-24 |
2009-02-03 |
Stmicroelectronics Pvt. Ltd. |
LUT based multiplexers
|
US7573296B2
(en)
|
2004-11-08 |
2009-08-11 |
Tabula Inc. |
Configurable IC with configurable routing resources that have asymmetric input and/or outputs
|
US7224181B1
(en)
|
2004-11-08 |
2007-05-29 |
Herman Schmit |
Clock distribution in a configurable IC
|
US7259587B1
(en)
|
2004-11-08 |
2007-08-21 |
Tabula, Inc. |
Configurable IC's with configurable logic resources that have asymetric inputs and/or outputs
|
US7268586B1
(en)
|
2004-11-08 |
2007-09-11 |
Tabula, Inc. |
Method and apparatus for accessing stored data in a reconfigurable IC
|
US7342415B2
(en)
|
2004-11-08 |
2008-03-11 |
Tabula, Inc. |
Configurable IC with interconnect circuits that also perform storage operations
|
US7330050B2
(en)
|
2004-11-08 |
2008-02-12 |
Tabula, Inc. |
Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements
|
US7743085B2
(en)
|
2004-11-08 |
2010-06-22 |
Tabula, Inc. |
Configurable IC with large carry chains
|
US7295037B2
(en)
|
2004-11-08 |
2007-11-13 |
Tabula, Inc. |
Configurable IC with routing circuits with offset connections
|
US7276933B1
(en)
|
2004-11-08 |
2007-10-02 |
Tabula, Inc. |
Reconfigurable IC that has sections running at different looperness
|
US7242216B1
(en)
|
2004-11-08 |
2007-07-10 |
Herman Schmit |
Embedding memory between tile arrangement of a configurable IC
|
US7301368B2
(en)
|
2005-03-15 |
2007-11-27 |
Tabula, Inc. |
Embedding memory within tile arrangement of a configurable IC
|
US7317331B2
(en)
|
2004-11-08 |
2008-01-08 |
Tabula, Inc. |
Reconfigurable IC that has sections running at different reconfiguration rates
|
US7917559B2
(en)
|
2004-11-08 |
2011-03-29 |
Tabula, Inc. |
Configurable IC's with configurable logic circuits that perform adder and/or subtractor operations
|
US7236009B1
(en)
|
2004-12-01 |
2007-06-26 |
Andre Rohe |
Operational time extension
|
US7428721B2
(en)
|
2004-12-01 |
2008-09-23 |
Tabula, Inc. |
Operational cycle assignment in a configurable IC
|
US7496879B2
(en)
*
|
2004-12-01 |
2009-02-24 |
Tabula, Inc. |
Concurrent optimization of physical design and operational cycle assignment
|
US7218141B2
(en)
*
|
2004-12-07 |
2007-05-15 |
Altera Corporation |
Techniques for implementing hardwired decoders in differential input circuits
|
US20060200603A1
(en)
*
|
2005-03-01 |
2006-09-07 |
Naoto Kaneko |
Dynamic resource allocation for a reconfigurable IC
|
US7530033B2
(en)
|
2005-03-15 |
2009-05-05 |
Tabula, Inc. |
Method and apparatus for decomposing functions in a configurable IC
|
US7825684B2
(en)
|
2005-03-15 |
2010-11-02 |
Tabula, Inc. |
Variable width management for a memory of a configurable IC
|
US7298169B2
(en)
|
2005-03-15 |
2007-11-20 |
Tabula, Inc |
Hybrid logic/interconnect circuit in a configurable IC
|
US7224182B1
(en)
|
2005-03-15 |
2007-05-29 |
Brad Hutchings |
Hybrid configurable circuit for a configurable IC
|
US7230869B1
(en)
|
2005-03-15 |
2007-06-12 |
Jason Redgrave |
Method and apparatus for accessing contents of memory cells
|
US7310003B2
(en)
*
|
2005-03-15 |
2007-12-18 |
Tabula, Inc. |
Configurable IC with interconnect circuits that have select lines driven by user signals
|
US7193433B1
(en)
|
2005-06-14 |
2007-03-20 |
Xilinx, Inc. |
Programmable logic block having lookup table with partial output signal driving carry multiplexer
|
US7233168B1
(en)
|
2005-06-14 |
2007-06-19 |
Xilinx, Inc. |
Methods of setting and resetting lookup table memory cells
|
US7205790B1
(en)
|
2005-06-14 |
2007-04-17 |
Xilinx, Inc. |
Programmable integrated circuit providing efficient implementations of wide logic functions
|
US7265576B1
(en)
|
2005-06-14 |
2007-09-04 |
Xilinx, Inc. |
Programmable lookup table with dual input and output terminals in RAM mode
|
US7215138B1
(en)
|
2005-06-14 |
2007-05-08 |
Xilinx, Inc. |
Programmable lookup table with dual input and output terminals in shift register mode
|
US7218139B1
(en)
|
2005-06-14 |
2007-05-15 |
Xilinx, Inc. |
Programmable integrated circuit providing efficient implementations of arithmetic functions
|
US7202697B1
(en)
|
2005-06-14 |
2007-04-10 |
Xilinx, Inc. |
Programmable logic block having improved performance when functioning in shift register mode
|
US7804719B1
(en)
|
2005-06-14 |
2010-09-28 |
Xilinx, Inc. |
Programmable logic block having reduced output delay during RAM write processes when programmed to function in RAM mode
|
US7375552B1
(en)
|
2005-06-14 |
2008-05-20 |
Xilinx, Inc. |
Programmable logic block with dedicated and selectable lookup table outputs coupled to general interconnect structure
|
US20070081396A1
(en)
*
|
2005-10-06 |
2007-04-12 |
Gordon Tarl S |
System and method for multi-use eFuse macro
|
US7765249B1
(en)
|
2005-11-07 |
2010-07-27 |
Tabula, Inc. |
Use of hybrid interconnect/logic circuits for multiplication
|
US7818361B1
(en)
|
2005-11-07 |
2010-10-19 |
Tabula, Inc. |
Method and apparatus for performing two's complement multiplication
|
US7372297B1
(en)
|
2005-11-07 |
2008-05-13 |
Tabula Inc. |
Hybrid interconnect/logic circuits enabling efficient replication of a function in several sub-cycles to save logic and routing resources
|
US8463836B1
(en)
|
2005-11-07 |
2013-06-11 |
Tabula, Inc. |
Performing mathematical and logical operations in multiple sub-cycles
|
US7461362B1
(en)
|
2005-12-01 |
2008-12-02 |
Tabula, Inc. |
Replacing circuit design elements with their equivalents
|
US7489162B1
(en)
|
2005-12-01 |
2009-02-10 |
Tabula, Inc. |
Users registers in a reconfigurable IC
|
US7679401B1
(en)
|
2005-12-01 |
2010-03-16 |
Tabula, Inc. |
User registers implemented with routing circuits in a configurable IC
|
US7902864B1
(en)
*
|
2005-12-01 |
2011-03-08 |
Altera Corporation |
Heterogeneous labs
|
US7405462B2
(en)
*
|
2006-01-31 |
2008-07-29 |
Hewlett-Packard Development Company, L.P. |
FPGA architecture at conventional and submicron scales
|
US7797497B1
(en)
|
2006-03-08 |
2010-09-14 |
Tabula, Inc. |
System and method for providing more logical memory ports than physical memory ports
|
US7504858B1
(en)
|
2006-03-08 |
2009-03-17 |
Tabula, Inc. |
Configurable integrated circuit with parallel non-neighboring offset connections
|
US7518400B1
(en)
|
2006-03-08 |
2009-04-14 |
Tabula, Inc. |
Barrel shifter implemented on a configurable integrated circuit
|
US7609085B1
(en)
|
2006-03-08 |
2009-10-27 |
Tabula, Inc. |
Configurable integrated circuit with a 4-to-1 multiplexer
|
US7694083B1
(en)
|
2006-03-08 |
2010-04-06 |
Tabula, Inc. |
System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture
|
US7669097B1
(en)
|
2006-03-27 |
2010-02-23 |
Tabula, Inc. |
Configurable IC with error detection and correction circuitry
|
US7529992B1
(en)
|
2006-03-27 |
2009-05-05 |
Tabula, Inc. |
Configurable integrated circuit with error correcting circuitry
|
US7812635B1
(en)
*
|
2006-05-08 |
2010-10-12 |
Altera Corporation |
Programmable logic device architecture with the ability to combine adjacent logic elements for the purpose of performing high order logic functions
|
CN101496283A
(zh)
*
|
2006-07-27 |
2009-07-29 |
松下电器产业株式会社 |
半导体集成电路、程序变换装置以及映射装置
|
US20080024165A1
(en)
*
|
2006-07-28 |
2008-01-31 |
Raminda Udaya Madurawe |
Configurable embedded multi-port memory
|
US7930336B2
(en)
|
2006-12-05 |
2011-04-19 |
Altera Corporation |
Large multiplier for programmable logic device
|
US8386553B1
(en)
|
2006-12-05 |
2013-02-26 |
Altera Corporation |
Large multiplier for programmable logic device
|
US7930666B1
(en)
|
2006-12-12 |
2011-04-19 |
Tabula, Inc. |
System and method of providing a memory hierarchy
|
US7587697B1
(en)
|
2006-12-12 |
2009-09-08 |
Tabula, Inc. |
System and method of mapping memory blocks in a configurable integrated circuit
|
US8422668B1
(en)
*
|
2006-12-15 |
2013-04-16 |
Spansion Llc |
Table lookup operation on masked data
|
EP2597777A3
(de)
|
2007-03-20 |
2014-08-20 |
Tabula, Inc. |
Konfigurierbares IC mit einem koppelfeld mit speicherelementen
|
US8112468B1
(en)
|
2007-03-22 |
2012-02-07 |
Tabula, Inc. |
Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC
|
US7987065B1
(en)
|
2007-04-17 |
2011-07-26 |
Nvidia Corporation |
Automatic quality testing of multimedia rendering by software drivers
|
US7970129B2
(en)
*
|
2007-04-19 |
2011-06-28 |
Spansion Llc |
Selection of a lookup table with data masked with a combination of an additive and multiplicative mask
|
US7394287B1
(en)
*
|
2007-05-21 |
2008-07-01 |
Altera Corporation |
Programmable logic device having complex logic blocks with improved logic cell functionality
|
EP2201569A4
(de)
|
2007-09-06 |
2011-07-13 |
Tabula Inc |
Konfigurationskontextwechsler
|
US8863067B1
(en)
|
2008-02-06 |
2014-10-14 |
Tabula, Inc. |
Sequential delay analysis by placement engines
|
US8959137B1
(en)
|
2008-02-20 |
2015-02-17 |
Altera Corporation |
Implementing large multipliers in a programmable integrated circuit device
|
US8244789B1
(en)
|
2008-03-14 |
2012-08-14 |
Altera Corporation |
Normalization of floating point operations in a programmable integrated circuit device
|
US8166435B2
(en)
|
2008-06-26 |
2012-04-24 |
Tabula, Inc. |
Timing operations in an IC with configurable circuits
|
US8886696B1
(en)
|
2009-03-03 |
2014-11-11 |
Altera Corporation |
Digital signal processing circuitry with redundancy and ability to support larger multipliers
|
JP5140029B2
(ja)
*
|
2009-03-30 |
2013-02-06 |
太陽誘電株式会社 |
半導体装置
|
US7746101B1
(en)
|
2009-04-02 |
2010-06-29 |
Xilinx, Inc. |
Cascading input structure for logic blocks in integrated circuits
|
US7746103B1
(en)
|
2009-04-02 |
2010-06-29 |
Xilinx, Inc. |
Multi-mode circuit in a self-timed integrated circuit
|
US7982496B1
(en)
|
2009-04-02 |
2011-07-19 |
Xilinx, Inc. |
Bus-based logic blocks with optional constant input
|
US7733123B1
(en)
|
2009-04-02 |
2010-06-08 |
Xilinx, Inc. |
Implementing conditional statements in self-timed logic circuits
|
US8706793B1
(en)
|
2009-04-02 |
2014-04-22 |
Xilinx, Inc. |
Multiplier circuits with optional shift function
|
US7746102B1
(en)
|
2009-04-02 |
2010-06-29 |
Xilinx, Inc. |
Bus-based logic blocks for self-timed integrated circuits
|
US7746104B1
(en)
|
2009-04-02 |
2010-06-29 |
Xilinx, Inc. |
Dynamically controlled output multiplexer circuits in a programmable integrated circuit
|
US7746105B1
(en)
|
2009-04-02 |
2010-06-29 |
Xilinx, Inc. |
Merging data streams in a self-timed programmable integrated circuit
|
US7746106B1
(en)
|
2009-04-02 |
2010-06-29 |
Xilinx, Inc. |
Circuits for enabling feedback paths in a self-timed integrated circuit
|
US7746112B1
(en)
|
2009-04-02 |
2010-06-29 |
Xilinx, Inc. |
Output structure with cascaded control signals for logic blocks in integrated circuits, and methods of using the same
|
US7746111B1
(en)
|
2009-04-02 |
2010-06-29 |
Xilinx, Inc. |
Gating logic circuits in a self-timed integrated circuit
|
US7746110B1
(en)
|
2009-04-02 |
2010-06-29 |
Xilinx, Inc. |
Circuits for fanning out data in a programmable self-timed integrated circuit
|
US7746108B1
(en)
|
2009-04-02 |
2010-06-29 |
Xilinx, Inc. |
Compute-centric architecture for integrated circuits
|
US8527572B1
(en)
|
2009-04-02 |
2013-09-03 |
Xilinx, Inc. |
Multiplier architecture utilizing a uniform array of logic blocks, and methods of using the same
|
US9411554B1
(en)
|
2009-04-02 |
2016-08-09 |
Xilinx, Inc. |
Signed multiplier circuit utilizing a uniform array of logic blocks
|
US7948265B1
(en)
|
2009-04-02 |
2011-05-24 |
Xilinx, Inc. |
Circuits for replicating self-timed logic
|
US9002915B1
(en)
|
2009-04-02 |
2015-04-07 |
Xilinx, Inc. |
Circuits for shifting bussed data
|
US7746109B1
(en)
|
2009-04-02 |
2010-06-29 |
Xilinx, Inc. |
Circuits for sharing self-timed logic
|
US8255702B1
(en)
|
2009-12-03 |
2012-08-28 |
Altera Corporation |
Programmable logic device with improved security
|
JP5990466B2
(ja)
|
2010-01-21 |
2016-09-14 |
スビラル・インコーポレーテッド |
ストリームに基づく演算を実装するための汎用複数コアシステムのための方法および装置
|
JP5336398B2
(ja)
*
|
2010-02-01 |
2013-11-06 |
ルネサスエレクトロニクス株式会社 |
半導体集積回路、半導体集積回路の構成変更方法
|
US8959251B2
(en)
*
|
2010-02-15 |
2015-02-17 |
Alcatel Lucent |
Implementation of switches in a communication network
|
EP2553815A1
(de)
|
2010-04-02 |
2013-02-06 |
Tabula, Inc. |
System und verfahren zur reduzierung der nutzung von neukonfigurationsenergie
|
US8862650B2
(en)
|
2010-06-25 |
2014-10-14 |
Altera Corporation |
Calculation of trigonometric functions in an integrated circuit device
|
US8242806B1
(en)
*
|
2010-07-01 |
2012-08-14 |
Altera Corporation |
Methods and systems for managing a write operation
|
US8402164B1
(en)
|
2010-10-27 |
2013-03-19 |
Xilinx, Inc. |
Asynchronous communication network and methods of enabling the asynchronous communication of data in an integrated circuit
|
US9600278B1
(en)
|
2011-05-09 |
2017-03-21 |
Altera Corporation |
Programmable device using fixed and configurable logic to implement recursive trees
|
US8949298B1
(en)
|
2011-09-16 |
2015-02-03 |
Altera Corporation |
Computing floating-point polynomials in an integrated circuit device
|
US9053045B1
(en)
|
2011-09-16 |
2015-06-09 |
Altera Corporation |
Computing floating-point polynomials in an integrated circuit device
|
US9583190B2
(en)
|
2011-11-11 |
2017-02-28 |
Altera Corporation |
Content addressable memory in integrated circuit
|
JP6377317B2
(ja)
|
2012-05-30 |
2018-08-22 |
株式会社半導体エネルギー研究所 |
プログラマブルロジックデバイス
|
US9098332B1
(en)
|
2012-06-01 |
2015-08-04 |
Altera Corporation |
Specialized processing block with fixed- and floating-point structures
|
US9424019B2
(en)
|
2012-06-20 |
2016-08-23 |
Microsoft Technology Licensing, Llc |
Updating hardware libraries for use by applications on a computer system with an FPGA coprocessor
|
US9298438B2
(en)
|
2012-06-20 |
2016-03-29 |
Microsoft Technology Licensing, Llc |
Profiling application code to identify code portions for FPGA implementation
|
US8898480B2
(en)
|
2012-06-20 |
2014-11-25 |
Microsoft Corporation |
Managing use of a field programmable gate array with reprogammable cryptographic operations
|
US9230091B2
(en)
*
|
2012-06-20 |
2016-01-05 |
Microsoft Technology Licensing, Llc |
Managing use of a field programmable gate array with isolated components
|
US8996600B1
(en)
|
2012-08-03 |
2015-03-31 |
Altera Corporation |
Specialized processing block for implementing floating-point multiplier with subnormal operation support
|
WO2014080872A2
(ja)
|
2012-11-20 |
2014-05-30 |
太陽誘電株式会社 |
再構成可能な半導体装置の論理構成方法
|
US9207909B1
(en)
|
2012-11-26 |
2015-12-08 |
Altera Corporation |
Polynomial calculations optimized for programmable integrated circuit device structures
|
US9189200B1
(en)
|
2013-03-14 |
2015-11-17 |
Altera Corporation |
Multiple-precision processing block in a programmable integrated circuit device
|
JP6272713B2
(ja)
|
2013-03-25 |
2018-01-31 |
株式会社半導体エネルギー研究所 |
プログラマブルロジックデバイス及び半導体装置
|
CN105191139B
(zh)
|
2013-04-02 |
2018-12-07 |
太阳诱电株式会社 |
可重构逻辑器件
|
US9348795B1
(en)
|
2013-07-03 |
2016-05-24 |
Altera Corporation |
Programmable device using fixed and configurable logic to implement floating-point rounding
|
JP6306846B2
(ja)
*
|
2013-09-16 |
2018-04-04 |
太陽誘電株式会社 |
再構成可能な論理デバイス
|
US9553591B2
(en)
|
2013-09-20 |
2017-01-24 |
Altera Corporation |
Hybrid architecture for signal processing
|
US9379687B1
(en)
|
2014-01-14 |
2016-06-28 |
Altera Corporation |
Pipelined systolic finite impulse response filter
|
US9647667B1
(en)
|
2014-04-30 |
2017-05-09 |
Altera Corporation |
Hybrid architecture for signal processing and signal processing accelerator
|
JP6426439B2
(ja)
|
2014-11-13 |
2018-11-21 |
太陽誘電株式会社 |
再構成可能オペアンプ
|
US9954533B2
(en)
*
|
2014-12-16 |
2018-04-24 |
Samsung Electronics Co., Ltd. |
DRAM-based reconfigurable logic
|
US10769099B2
(en)
|
2014-12-30 |
2020-09-08 |
Micron Technology, Inc. |
Devices for time division multiplexing of state machine engine signals
|
JP6405262B2
(ja)
|
2015-02-18 |
2018-10-17 |
太陽誘電株式会社 |
再構成可能な論理デバイス
|
US9684488B2
(en)
|
2015-03-26 |
2017-06-20 |
Altera Corporation |
Combined adder and pre-adder for high-radix multiplier circuit
|
CN105515568A
(zh)
*
|
2015-12-04 |
2016-04-20 |
深圳市同创国芯电子有限公司 |
基于flash的fpga配置控制方法、装置、flash以及fpga
|
US10312918B2
(en)
*
|
2017-02-13 |
2019-06-04 |
High Performance Data Storage And Processing Corporation |
Programmable logic design
|
US10942706B2
(en)
|
2017-05-05 |
2021-03-09 |
Intel Corporation |
Implementation of floating-point trigonometric functions in an integrated circuit device
|
US10990290B2
(en)
|
2017-05-15 |
2021-04-27 |
Alibaba Group Holding Limited |
High-volume, low-latency data processing in flexibly configured local heterogeneous computing environments
|
US10366001B1
(en)
*
|
2017-09-15 |
2019-07-30 |
Xilinx, Inc. |
Partitioning memory blocks for reducing dynamic power consumption
|
US10128851B1
(en)
*
|
2017-11-27 |
2018-11-13 |
Intel Corporation |
Techniques for programming circuits using mode decoding
|