DE69811262D1 - Verfahren und vorrichtung zur ausfallsicheren resynchronisation mit minimaler latenzzeit - Google Patents
Verfahren und vorrichtung zur ausfallsicheren resynchronisation mit minimaler latenzzeitInfo
- Publication number
- DE69811262D1 DE69811262D1 DE69811262T DE69811262T DE69811262D1 DE 69811262 D1 DE69811262 D1 DE 69811262D1 DE 69811262 T DE69811262 T DE 69811262T DE 69811262 T DE69811262 T DE 69811262T DE 69811262 D1 DE69811262 D1 DE 69811262D1
- Authority
- DE
- Germany
- Prior art keywords
- bus
- clocks
- circuit
- resynchronization
- latency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
- H04L7/0012—Synchronisation information channels, e.g. clock distribution lines by comparing receiver clock with transmitter clock
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
- H04L7/0045—Correction by a latch cascade
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US6150597P | 1997-10-10 | 1997-10-10 | |
PCT/US1998/021448 WO1999019806A1 (en) | 1997-10-10 | 1998-10-09 | Method and apparatus for fail-safe resynchronization with minimum latency |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69811262D1 true DE69811262D1 (de) | 2003-03-13 |
DE69811262T2 DE69811262T2 (de) | 2003-11-27 |
Family
ID=22036219
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69811262T Expired - Fee Related DE69811262T2 (de) | 1997-10-10 | 1998-10-09 | Verfahren und vorrichtung zur ausfallsicheren resynchronisation mit minimaler latenzzeit |
Country Status (8)
Country | Link |
---|---|
US (3) | US6473439B1 (de) |
EP (1) | EP1031093B1 (de) |
JP (1) | JP4484359B2 (de) |
KR (1) | KR100603687B1 (de) |
AT (1) | ATE232317T1 (de) |
AU (1) | AU9798698A (de) |
DE (1) | DE69811262T2 (de) |
WO (1) | WO1999019806A1 (de) |
Families Citing this family (95)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100603687B1 (ko) | 1997-10-10 | 2006-07-20 | 람버스 인코포레이티드 | 최소의 대기시간으로 페일-세이프 재동기화를 위한 방법및 장치 |
US6799280B1 (en) * | 2000-01-04 | 2004-09-28 | Advanced Micro Devices, Inc. | System and method for synchronizing data transfer from one domain to another by selecting output data from either a first or second storage device |
US20020097682A1 (en) * | 2000-06-02 | 2002-07-25 | Enam Syed K. | Low frequency loop-back in a high speed optical transceiver |
FR2810009B1 (fr) * | 2000-06-09 | 2002-09-27 | Otico | Dispositif d'entrainement a chenille pour vehicule tout terrain |
JP3857230B2 (ja) * | 2000-10-11 | 2006-12-13 | Nttエレクトロニクス株式会社 | 位相比較回路 |
DE10059758A1 (de) * | 2000-11-30 | 2002-06-20 | Bosch Gmbh Robert | Verfahren zum Empfangen von Daten |
US20020194518A1 (en) * | 2001-06-06 | 2002-12-19 | Chang Kun-Yung Ken | Apparatus and method for generating a skip signal |
US7194056B2 (en) * | 2001-06-25 | 2007-03-20 | Rambus Inc. | Determining phase relationships using digital phase values |
EP1446910B1 (de) | 2001-10-22 | 2010-08-11 | Rambus Inc. | Phaseneinstellvorrichtung und verfahren für ein speicherbaustein-signalisierungssystem |
TWI235917B (en) | 2002-04-15 | 2005-07-11 | Via Tech Inc | High speed data transmitter and transmission method thereof |
CN100421096C (zh) * | 2002-05-08 | 2008-09-24 | 威盛电子股份有限公司 | 高速数据传输器及其传输方法 |
US7149874B2 (en) * | 2002-08-16 | 2006-12-12 | Micron Technology, Inc. | Memory hub bypass circuit and method |
US7359407B1 (en) * | 2002-08-27 | 2008-04-15 | Cypress Semiconductor Corp. | Data interface that is configurable into separate modes of operation for sub-bit de-skewing of parallel-fed data signals |
JP3704709B2 (ja) | 2002-10-02 | 2005-10-12 | 日本電気株式会社 | データ再同期化装置 |
US6729994B1 (en) * | 2002-10-29 | 2004-05-04 | General Motors Corporation | Multi-speed transmission mechanisms with three planetary gearsets and clutch input |
US7231009B2 (en) * | 2003-02-19 | 2007-06-12 | Silicon Image, Inc. | Data synchronization across an asynchronous boundary using, for example, multi-phase clocks |
US6864722B2 (en) * | 2003-05-09 | 2005-03-08 | Hewlett-Packard Development Company, L.P. | Phase detector for a programmable clock synchronizer |
US7275171B2 (en) | 2003-05-22 | 2007-09-25 | Rambus Inc. | Method and apparatus for programmable sampling clock edge selection |
US7133991B2 (en) * | 2003-08-20 | 2006-11-07 | Micron Technology, Inc. | Method and system for capturing and bypassing memory transactions in a hub-based memory system |
US7072355B2 (en) * | 2003-08-21 | 2006-07-04 | Rambus, Inc. | Periodic interface calibration for high speed communication |
US7136958B2 (en) | 2003-08-28 | 2006-11-14 | Micron Technology, Inc. | Multiple processor system and method including multiple memory hub modules |
US7120743B2 (en) * | 2003-10-20 | 2006-10-10 | Micron Technology, Inc. | Arbitration system and method for memory responses in a hub-based memory system |
US7073146B2 (en) * | 2003-10-30 | 2006-07-04 | Atrenta Inc. | Method for clock synchronization validation in integrated circuit design |
KR20050076202A (ko) * | 2004-01-20 | 2005-07-26 | 삼성전자주식회사 | 지연 신호 발생 회로 및 이를 포함한 메모리 시스템 |
US7400670B2 (en) | 2004-01-28 | 2008-07-15 | Rambus, Inc. | Periodic calibration for communication channels by drift tracking |
US7158536B2 (en) * | 2004-01-28 | 2007-01-02 | Rambus Inc. | Adaptive-allocation of I/O bandwidth using a configurable interconnect topology |
US7095789B2 (en) * | 2004-01-28 | 2006-08-22 | Rambus, Inc. | Communication channel calibration for drift conditions |
US8422568B2 (en) | 2004-01-28 | 2013-04-16 | Rambus Inc. | Communication channel calibration for drift conditions |
US7412574B2 (en) * | 2004-02-05 | 2008-08-12 | Micron Technology, Inc. | System and method for arbitration of memory responses in a hub-based memory system |
US7788451B2 (en) | 2004-02-05 | 2010-08-31 | Micron Technology, Inc. | Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system |
FR2867334B1 (fr) * | 2004-03-05 | 2006-04-28 | Thales Sa | Procede et dispositif d'echantillonnage de donnees numeriques dans une transmission synchrone, avec maintien de l'integrite binaire |
US6961862B2 (en) * | 2004-03-17 | 2005-11-01 | Rambus, Inc. | Drift tracking feedback for communication channels |
US7257683B2 (en) * | 2004-03-24 | 2007-08-14 | Micron Technology, Inc. | Memory arbitration system and method having an arbitration packet protocol |
US7447240B2 (en) * | 2004-03-29 | 2008-11-04 | Micron Technology, Inc. | Method and system for synchronizing communications links in a hub-based memory system |
US7159199B2 (en) * | 2004-04-02 | 2007-01-02 | Stmicroelectronics Limited | Method for verifying adequate synchronization of signals that cross clock environments and system |
US6980042B2 (en) * | 2004-04-05 | 2005-12-27 | Micron Technology, Inc. | Delay line synchronizer apparatus and method |
US7535985B2 (en) | 2004-04-26 | 2009-05-19 | Panasonic Corporation | Resynchronization circuit |
US20050259692A1 (en) * | 2004-05-19 | 2005-11-24 | Zerbe Jared L | Crosstalk minimization in serial link systems |
US7978754B2 (en) * | 2004-05-28 | 2011-07-12 | Rambus Inc. | Communication channel calibration with nonvolatile parameter store for recovery |
US7363419B2 (en) | 2004-05-28 | 2008-04-22 | Micron Technology, Inc. | Method and system for terminating write commands in a hub-based memory system |
US7516029B2 (en) | 2004-06-09 | 2009-04-07 | Rambus, Inc. | Communication channel calibration using feedback |
US7535958B2 (en) * | 2004-06-14 | 2009-05-19 | Rambus, Inc. | Hybrid wired and wireless chip-to-chip communications |
US7489739B2 (en) * | 2004-09-17 | 2009-02-10 | Rambus, Inc. | Method and apparatus for data recovery |
US20060098770A1 (en) * | 2004-11-09 | 2006-05-11 | Harper William F | Synchronizer for passing data from a first system to a second system |
US7199728B2 (en) * | 2005-01-21 | 2007-04-03 | Rambus, Inc. | Communication system with low power, DC-balanced serial link |
US7088270B1 (en) * | 2005-01-21 | 2006-08-08 | Rambus, Inc. | Low power, DC-balanced serial link |
US7061406B1 (en) * | 2005-01-21 | 2006-06-13 | Rambus, Inc. | Low power, DC-balanced serial link transmitter |
US9384818B2 (en) | 2005-04-21 | 2016-07-05 | Violin Memory | Memory power management |
US9582449B2 (en) | 2005-04-21 | 2017-02-28 | Violin Memory, Inc. | Interconnection system |
US8112655B2 (en) * | 2005-04-21 | 2012-02-07 | Violin Memory, Inc. | Mesosynchronous data bus apparatus and method of data transmission |
EP2383661A1 (de) | 2005-04-21 | 2011-11-02 | Violin Memory, Inc. | Verbindungssystem |
US7332950B2 (en) * | 2005-06-14 | 2008-02-19 | Micron Technology, Inc. | DLL measure initialization circuit for high frequency operation |
US9420332B2 (en) * | 2006-07-06 | 2016-08-16 | Qualcomm Incorporated | Clock compensation techniques for audio decoding |
US7653167B2 (en) * | 2006-09-07 | 2010-01-26 | Intel Corporation | Phase deglitch circuit for phase interpolator for high-speed serial I/O applications |
EP1901474B1 (de) | 2006-09-13 | 2011-11-30 | Stmicroelectronics Sa | System zur Synchronisierung der Module in einer integrierten Schaltung in mesochronen Taktdomänen |
US20080109672A1 (en) * | 2006-11-08 | 2008-05-08 | Sicortex, Inc | Large scale computing system with multi-lane mesochronous data transfers among computer nodes |
EP1936857A1 (de) * | 2006-12-22 | 2008-06-25 | Stmicroelectronics Sa | System zur Datenübertragung zwischen Sender- und Empfängermodulen auf einem Kanal, das mit einer Datenflussregelungsverbindung ausgestattet ist |
US7836324B2 (en) * | 2007-02-09 | 2010-11-16 | Apple Inc. | Oversampling-based scheme for synchronous interface communication |
US7904859B2 (en) * | 2007-05-09 | 2011-03-08 | Synopsys, Inc. | Method and apparatus for determining a phase relationship between asynchronous clock signals |
US7984400B2 (en) * | 2007-05-09 | 2011-07-19 | Synopsys, Inc. | Techniques for use with automated circuit design and simulations |
US8756557B2 (en) * | 2007-05-09 | 2014-06-17 | Synopsys, Inc. | Techniques for use with automated circuit design and simulations |
US7908574B2 (en) * | 2007-05-09 | 2011-03-15 | Synopsys, Inc. | Techniques for use with automated circuit design and simulations |
US7619449B2 (en) * | 2007-06-07 | 2009-11-17 | Micron Technology, Inc. | Method and apparatus for synchronous clock distribution to a plurality of destinations |
KR100929824B1 (ko) * | 2008-05-06 | 2009-12-07 | 주식회사 하이닉스반도체 | 반도체 소자 |
JP5276928B2 (ja) * | 2008-08-29 | 2013-08-28 | 株式会社日立製作所 | 信号再生回路向け位相比較回路及び信号再生回路向け位相比較回路を備える光通信装置 |
US8181056B2 (en) * | 2008-09-30 | 2012-05-15 | Mosaid Technologies Incorporated | Serial-connected memory system with output delay adjustment |
US8161313B2 (en) * | 2008-09-30 | 2012-04-17 | Mosaid Technologies Incorporated | Serial-connected memory system with duty cycle correction |
EP2427184B1 (de) | 2009-05-08 | 2017-08-30 | 3M Innovative Properties Company | Mundpflegeverfahren und set |
CN102460972B (zh) * | 2009-06-30 | 2015-10-14 | 拉姆伯斯公司 | 用于调整时钟信号以补偿噪声的方法、系统和集成电路 |
US9465756B2 (en) * | 2009-12-23 | 2016-10-11 | Violin Memory Inc. | Configurable interconnection system |
US8261121B2 (en) * | 2009-12-24 | 2012-09-04 | Nvidia Corporation | Command latency reduction and command bandwidth maintenance in a memory circuit |
US8707080B1 (en) * | 2011-07-12 | 2014-04-22 | Emc Corporation | Simple circular asynchronous clock domain crossing technique for digital data |
US8415981B2 (en) * | 2011-08-15 | 2013-04-09 | Mediatek Singapore Pte. Ltd. | Integrated circuit device, synchronisation module, electronic device and method therefor |
US8782458B2 (en) * | 2011-11-29 | 2014-07-15 | Advanced Micro Devices, Inc. | System and method of data communications between electronic devices |
CN103247323B (zh) * | 2012-02-07 | 2016-05-04 | 北京兆易创新科技股份有限公司 | 一种串行接口快闪存储器 |
CN103247325B (zh) * | 2012-02-07 | 2017-03-01 | 北京兆易创新科技股份有限公司 | 一种串行i/o接口快闪存储器 |
US8836394B2 (en) | 2012-03-26 | 2014-09-16 | Rambus Inc. | Method and apparatus for source-synchronous signaling |
TWI449338B (zh) * | 2012-04-18 | 2014-08-11 | Univ Nat Sun Yat Sen | 具數位校正之峰值偵測器 |
KR101950320B1 (ko) * | 2012-06-29 | 2019-02-20 | 에스케이하이닉스 주식회사 | 위상 검출 회로 및 이를 이용한 동기 회로 |
US8760204B2 (en) * | 2012-11-20 | 2014-06-24 | Nvidia Corporation | Variation-tolerant periodic synchronizer |
JP5826971B2 (ja) * | 2013-04-22 | 2015-12-02 | シャープ株式会社 | スタイラスペン、タッチパネルシステム、および電子機器 |
US9213487B2 (en) | 2013-10-16 | 2015-12-15 | Qualcomm Incorporated | Receiver architecture for memory reads |
KR102248279B1 (ko) * | 2014-06-13 | 2021-05-07 | 삼성전자주식회사 | 불휘발성 메모리 및 메모리 컨트롤러를 포함하는 스토리지 장치, 그리고 불휘발성 메모리 및 메모리 컨트롤러 사이의 통신을 중개하는 리타이밍 회로의 동작 방법 |
US10481203B2 (en) * | 2015-04-04 | 2019-11-19 | Nvidia Corporation | Granular dynamic test systems and methods |
US9541990B2 (en) | 2015-04-21 | 2017-01-10 | Cypress Semiconductor Corporation | Asynchronous transceiver for on-vehicle electronic device |
US10444280B2 (en) | 2015-10-27 | 2019-10-15 | Nvidia Corporation | Independent test partition clock coordination across multiple test partitions |
US10095263B1 (en) * | 2015-12-15 | 2018-10-09 | Marvell International Ltd. | Apparatus and method for calibrating signal synchronization |
US10623174B1 (en) | 2018-12-12 | 2020-04-14 | Xilinx, Inc. | Low latency data transfer technique for mesochronous divided clocks |
CN112088523B (zh) * | 2019-03-27 | 2023-04-28 | 京东方科技集团股份有限公司 | 物联网系统、中央控制设备、应用设备以及通信方法 |
CN111797043B (zh) * | 2019-04-08 | 2022-04-26 | 达发科技(苏州)有限公司 | 跨时脉域系统 |
US10924091B2 (en) * | 2019-07-02 | 2021-02-16 | Stmicroelectronics International N.V. | Immediate fail detect clock domain crossing synchronizer |
US10965441B1 (en) * | 2019-10-10 | 2021-03-30 | Rohde & Schwarz Gmbh & Co. Kg | Frame trigger recreation method and frame trigger recreator |
DE112020007048T5 (de) * | 2020-04-09 | 2023-03-30 | Advantest Corporation | Schaltung zum transferieren von daten von einer taktdomain zu einer anderen |
US11829640B2 (en) | 2020-10-27 | 2023-11-28 | Rambus Inc. | Asynchronous arbitration across clock domains for register writes in an integrated circuit chip |
US11677391B1 (en) * | 2021-01-28 | 2023-06-13 | Rambus Inc. | Low-power multi-domain synchronizer |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4819081A (en) * | 1987-09-03 | 1989-04-04 | Intel Corporation | Phase comparator for extending capture range |
US5551050A (en) | 1989-12-20 | 1996-08-27 | Texas Instruments Incorporated | System and method using synchronized processors to perform real time internal monitoring of a data processing device |
JPH04262618A (ja) * | 1991-02-18 | 1992-09-18 | Advantest Corp | 位相検波器 |
DE4345604B3 (de) * | 1992-03-06 | 2012-07-12 | Rambus Inc. | Vorrichtung zur Kommunikation mit einem DRAM |
JPH06132972A (ja) * | 1992-10-20 | 1994-05-13 | Fujitsu Ltd | 広帯域isdn遠隔多重装置 |
US5757868A (en) * | 1994-02-16 | 1998-05-26 | Motorola, Inc. | Digital phase detector with integrated phase detection |
US5509038A (en) * | 1994-04-06 | 1996-04-16 | Hal Computer Systems, Inc. | Multi-path data synchronizer system and method |
US5550875A (en) | 1994-12-29 | 1996-08-27 | Unisys Corporation | Apparatus and method for residual error clock skew bound, and clocking therewith |
US5646519A (en) * | 1995-06-07 | 1997-07-08 | Symmetricom, Inc. | Digital phase detector employing a digitally controllable delay line |
JP3873089B2 (ja) | 1995-06-07 | 2007-01-24 | 三星電子株式会社 | 互いに非同期の2つのバス間でデータ転送を同期する際の累積時間遅延を低減するもの |
US5652530A (en) | 1995-09-29 | 1997-07-29 | Intel Corporation | Method and apparatus for reducing clock-data skew by clock shifting |
JP2806863B2 (ja) * | 1996-02-27 | 1998-09-30 | 日本電気エンジニアリング株式会社 | ビット同期回路 |
US5799048A (en) * | 1996-04-17 | 1998-08-25 | Sun Microsystems, Inc. | Phase detector for clock synchronization and recovery |
JP3467975B2 (ja) * | 1996-06-27 | 2003-11-17 | 安藤電気株式会社 | 位相検出回路 |
US6205191B1 (en) * | 1997-07-21 | 2001-03-20 | Rambus Inc. | Method and apparatus for synchronizing a control signal |
US6008680A (en) * | 1997-08-27 | 1999-12-28 | Lsi Logic Corporation | Continuously adjustable delay-locked loop |
KR100603687B1 (ko) | 1997-10-10 | 2006-07-20 | 람버스 인코포레이티드 | 최소의 대기시간으로 페일-세이프 재동기화를 위한 방법및 장치 |
TW388795B (en) * | 1997-12-24 | 2000-05-01 | Via Tech Inc | Auxiliary device and method for signal testing |
US6150889A (en) * | 1998-08-03 | 2000-11-21 | Motorola, Inc. | Circuit and method for minimizing recovery time |
US6334163B1 (en) * | 1999-03-05 | 2001-12-25 | International Business Machines Corp. | Elastic interface apparatus and method therefor |
US6100722A (en) * | 1999-07-28 | 2000-08-08 | Cypress Semiconductor Corp. | Phase detector with extended linear range |
US6172540B1 (en) * | 1999-08-16 | 2001-01-09 | Intel Corporation | Apparatus for fast logic transfer of data across asynchronous clock domains |
US6799280B1 (en) * | 2000-01-04 | 2004-09-28 | Advanced Micro Devices, Inc. | System and method for synchronizing data transfer from one domain to another by selecting output data from either a first or second storage device |
US6987823B1 (en) * | 2000-02-07 | 2006-01-17 | Rambus Inc. | System and method for aligning internal transmit and receive clocks |
US6798259B2 (en) * | 2001-08-03 | 2004-09-28 | Micron Technology, Inc. | System and method to improve the efficiency of synchronous mirror delays and delay locked loops |
US6614314B2 (en) * | 2001-12-03 | 2003-09-02 | Gennum Corporation | Non-linear phase detector |
-
1998
- 1998-10-09 KR KR1020007003852A patent/KR100603687B1/ko not_active IP Right Cessation
- 1998-10-09 AU AU97986/98A patent/AU9798698A/en not_active Abandoned
- 1998-10-09 JP JP2000516290A patent/JP4484359B2/ja not_active Expired - Lifetime
- 1998-10-09 WO PCT/US1998/021448 patent/WO1999019806A1/en active IP Right Grant
- 1998-10-09 EP EP98952237A patent/EP1031093B1/de not_active Expired - Lifetime
- 1998-10-09 DE DE69811262T patent/DE69811262T2/de not_active Expired - Fee Related
- 1998-10-09 US US09/169,372 patent/US6473439B1/en not_active Expired - Fee Related
- 1998-10-09 AT AT98952237T patent/ATE232317T1/de not_active IP Right Cessation
-
2002
- 2002-10-28 US US10/282,531 patent/US6949958B2/en not_active Expired - Fee Related
-
2005
- 2005-09-27 US US11/237,276 patent/US7288973B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE69811262T2 (de) | 2003-11-27 |
US6949958B2 (en) | 2005-09-27 |
KR20010031036A (ko) | 2001-04-16 |
US7288973B2 (en) | 2007-10-30 |
US20030053489A1 (en) | 2003-03-20 |
US6473439B1 (en) | 2002-10-29 |
KR100603687B1 (ko) | 2006-07-20 |
US20060022724A1 (en) | 2006-02-02 |
EP1031093A1 (de) | 2000-08-30 |
WO1999019806A1 (en) | 1999-04-22 |
EP1031093B1 (de) | 2003-02-05 |
ATE232317T1 (de) | 2003-02-15 |
JP4484359B2 (ja) | 2010-06-16 |
JP2001520417A (ja) | 2001-10-30 |
AU9798698A (en) | 1999-05-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69811262D1 (de) | Verfahren und vorrichtung zur ausfallsicheren resynchronisation mit minimaler latenzzeit | |
JP3565600B2 (ja) | データ通信装置およびデータ通信方法 | |
ATE376211T1 (de) | Gerät zur signalsynchronisierung zwischen zwei taktbereichen | |
WO2002031664A3 (en) | System, method and article of manufacture for data transfer across clock domains | |
SE8901495L (sv) | Anordning i datorsystem | |
AU5513998A (en) | Clock vernier adjustment | |
EP0678990A3 (de) | Synchronisiereinrichtung und -verfahren ohne Latenz für System mit mindestens zwei Taktgebern | |
WO2002025417A8 (en) | Methods and apparatus for generating high-frequency clocks deterministically from a low frequency system reference clock | |
US20060103481A1 (en) | Clock signal generator | |
US20060053328A1 (en) | Training pattern based de-skew mechanism and frame alignment | |
WO2002101938A3 (de) | Verfahren und schaltungsanordnung zum übertragen von daten von ein mit einem ersten takt betriebenes system an ein mit einem zweiten takt betriebenes system | |
WO1999038295A8 (en) | Method and apparatus for source synchronous data transfer | |
JP2001144736A (ja) | タイミング同期システム、そのシステムに用いられる装置およびタイミング同期方法 | |
DE60015939D1 (de) | Verfahren und schaltung um an zwei enden getakten daten zu empfangen | |
DE60324897D1 (de) | Übertragen von daten zwischen unterschiedlich getakteten bussen | |
DE69226254D1 (de) | Verbesserungen in digitalen Kommunikationssystemen oder in bezug auf digitale Kommunikationssysteme | |
MY111292A (en) | Data bus. | |
US6606675B1 (en) | Clock synchronization in systems with multi-channel high-speed bus subsystems | |
US6587954B1 (en) | Method and interface for clock switching | |
ES8602323A1 (es) | Un sistema de transmision de datos | |
KR960012857A (ko) | 시간 동기화를 가지는 데이타 통신 시스템 | |
US5758130A (en) | Digital signal distribution for long and short paths | |
Zukowski | High-speed data transmission using low-frequency clocks | |
KR890011298A (ko) | 전전자 교환기의 주변기기 제어버스 장치 | |
DE60130480D1 (de) | Verfahren und vorrichtung zur datenübertragung über einen tdm-bus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |