DE69529698D1 - Einkapselung eines Halbleiterbauelementes mit hoher Feuchtigkeitsfestigkeit - Google Patents

Einkapselung eines Halbleiterbauelementes mit hoher Feuchtigkeitsfestigkeit

Info

Publication number
DE69529698D1
DE69529698D1 DE69529698T DE69529698T DE69529698D1 DE 69529698 D1 DE69529698 D1 DE 69529698D1 DE 69529698 T DE69529698 T DE 69529698T DE 69529698 T DE69529698 T DE 69529698T DE 69529698 D1 DE69529698 D1 DE 69529698D1
Authority
DE
Germany
Prior art keywords
encapsulation
semiconductor device
moisture resistance
high moisture
resistance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69529698T
Other languages
English (en)
Other versions
DE69529698T2 (de
Inventor
Hirofumi Nakajima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69529698D1 publication Critical patent/DE69529698D1/de
Publication of DE69529698T2 publication Critical patent/DE69529698T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135Double encapsulation or coating and encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334Auxiliary members in encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/50Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
DE69529698T 1994-05-26 1995-05-23 Einkapselung eines Halbleiterbauelementes mit hoher Feuchtigkeitsfestigkeit Expired - Fee Related DE69529698T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6134885A JP2531382B2 (ja) 1994-05-26 1994-05-26 ボ―ルグリッドアレイ半導体装置およびその製造方法

Publications (2)

Publication Number Publication Date
DE69529698D1 true DE69529698D1 (de) 2003-04-03
DE69529698T2 DE69529698T2 (de) 2004-01-15

Family

ID=15138791

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69529698T Expired - Fee Related DE69529698T2 (de) 1994-05-26 1995-05-23 Einkapselung eines Halbleiterbauelementes mit hoher Feuchtigkeitsfestigkeit

Country Status (5)

Country Link
US (2) US5989940A (de)
EP (1) EP0684641B1 (de)
JP (1) JP2531382B2 (de)
KR (1) KR0152700B1 (de)
DE (1) DE69529698T2 (de)

Families Citing this family (74)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3007497B2 (ja) * 1992-11-11 2000-02-07 三菱電機株式会社 半導体集積回路装置、その製造方法、及びその実装方法
JP2531382B2 (ja) * 1994-05-26 1996-09-04 日本電気株式会社 ボ―ルグリッドアレイ半導体装置およびその製造方法
USRE39426E1 (en) 1996-06-19 2006-12-12 International Business Machines Corporation Thermally enhanced flip chip package and method of forming
US6881611B1 (en) 1996-07-12 2005-04-19 Fujitsu Limited Method and mold for manufacturing semiconductor device, semiconductor device and method for mounting the device
KR100484962B1 (ko) * 1996-07-12 2005-04-25 후지쯔 가부시끼가이샤 반도체 장치의 제조 방법 및 반도체 장치
EP0886313A4 (de) * 1996-12-04 2001-02-28 Shinko Electric Ind Co Harzversiegelte halbleitervorrichtung und herstellungsverfahren
JP3671563B2 (ja) * 1996-12-09 2005-07-13 株式会社デンソー モールドicをケースに固定した構造の半導体装置
JP3032964B2 (ja) * 1996-12-30 2000-04-17 アナムインダストリアル株式会社 ボールグリッドアレイ半導体のパッケージ及び製造方法
JP3398004B2 (ja) * 1997-03-24 2003-04-21 ローム株式会社 パッケージ型半導体装置の構造
JPH10294418A (ja) * 1997-04-21 1998-11-04 Oki Electric Ind Co Ltd 半導体装置
JPH10321631A (ja) * 1997-05-19 1998-12-04 Oki Electric Ind Co Ltd 半導体装置およびその製造方法
KR19990005515A (ko) * 1997-06-30 1999-01-25 윤종용 금형을 이용한 씨오비(cob) 패키지 제조 방법
WO1999016132A2 (de) * 1997-09-22 1999-04-01 Siemens Aktiengesellschaft Verfahren zum herstellen eines kunststoffverbundkörpers sowie kunststoffverbundkörper
JPH11219984A (ja) * 1997-11-06 1999-08-10 Sharp Corp 半導体装置パッケージおよびその製造方法ならびにそのための回路基板
KR100246366B1 (ko) * 1997-12-04 2000-03-15 김영환 에리어 어레이형 반도체 패키지 및 그 제조방법
JP3087709B2 (ja) * 1997-12-08 2000-09-11 日本電気株式会社 半導体装置およびその製造方法
JPH11260863A (ja) * 1998-03-09 1999-09-24 Sumitomo Electric Ind Ltd 半導体装置用接続端子とその製造方法
TW469611B (en) * 1998-03-12 2001-12-21 Delta Electronics Inc Packaging method for electronic device
JPH11283593A (ja) * 1998-03-27 1999-10-15 Mitsumi Electric Co Ltd 電池パック
JP3648053B2 (ja) 1998-04-30 2005-05-18 沖電気工業株式会社 半導体装置
US6329709B1 (en) * 1998-05-11 2001-12-11 Micron Technology, Inc. Interconnections for a semiconductor device
US6190945B1 (en) * 1998-05-21 2001-02-20 Micron Technology, Inc. Integrated heat sink
KR100266693B1 (ko) 1998-05-30 2000-09-15 김영환 적층가능한 비지에이 반도체 칩 패키지 및 그 제조방법
KR100266698B1 (ko) * 1998-06-12 2000-09-15 김영환 반도체 칩 패키지 및 그 제조방법
JP2000068436A (ja) * 1998-08-18 2000-03-03 Oki Electric Ind Co Ltd 半導体装置および半導体装置用フレーム
US6515355B1 (en) * 1998-09-02 2003-02-04 Micron Technology, Inc. Passivation layer for packaged integrated circuits
US6008074A (en) * 1998-10-01 1999-12-28 Micron Technology, Inc. Method of forming a synchronous-link dynamic random access memory edge-mounted device
BR0010155A (pt) * 1999-04-30 2002-01-15 Univ Pennsylvania Proteìnas isolada, e quimérica, composição, molécula de ácido nucleico, plasmìdeo, vacina recombinante ou vacina atenuada, composição de vacina recombinante ou composição de vacina atenuada, composição farmacêutica, métodos de imunizar um indivìduo contra um imunógeno, proteìna não-cd80 isolada, molécula de ácido nucleico, e, método de imunossuprimir um indivìduo
US6274397B1 (en) * 1999-06-01 2001-08-14 Taiwan Semiconductor Manufacturing Company Ltd. Method to preserve the testing chip for package's quality
JP3277996B2 (ja) * 1999-06-07 2002-04-22 日本電気株式会社 回路装置、その製造方法
US6122171A (en) 1999-07-30 2000-09-19 Micron Technology, Inc. Heat sink chip package and method of making
US6384487B1 (en) * 1999-12-06 2002-05-07 Micron Technology, Inc. Bow resistant plastic semiconductor package and method of fabrication
US6700210B1 (en) * 1999-12-06 2004-03-02 Micron Technology, Inc. Electronic assemblies containing bow resistant semiconductor packages
FR2805392B1 (fr) * 2000-02-17 2003-08-08 Bull Sa Boitier de circuit integre surmoule
JP2002009097A (ja) * 2000-06-22 2002-01-11 Oki Electric Ind Co Ltd 半導体装置とその製造方法
US6818968B1 (en) * 2000-10-12 2004-11-16 Altera Corporation Integrated circuit package and process for forming the same
US6645794B2 (en) 2000-10-18 2003-11-11 Hitachi, Ltd. Method of manufacturing a semiconductor device by monolithically forming a sealing resin for sealing a chip and a reinforcing frame by transfer molding
US6367544B1 (en) * 2000-11-21 2002-04-09 Thermal Corp. Thermal jacket for reducing condensation and method for making same
JP3619773B2 (ja) 2000-12-20 2005-02-16 株式会社ルネサステクノロジ 半導体装置の製造方法
US6462273B1 (en) * 2001-03-16 2002-10-08 Micron Technology, Inc. Semiconductor card and method of fabrication
US6444501B1 (en) * 2001-06-12 2002-09-03 Micron Technology, Inc. Two stage transfer molding method to encapsulate MMC module
JP2003133484A (ja) * 2001-10-30 2003-05-09 Tokai Rika Co Ltd 半導体装置及びその製造方法
JP4166997B2 (ja) * 2002-03-29 2008-10-15 富士通メディアデバイス株式会社 弾性表面波素子の実装方法及び樹脂封止された弾性表面波素子を有する弾性表面波装置
JP2003332578A (ja) * 2002-05-09 2003-11-21 Sharp Corp 薄膜トランジスタ及びその製造方法並びにこれを用いた液晶表示装置
US6682331B1 (en) * 2002-09-20 2004-01-27 Agilent Technologies, Inc. Molding apparatus for molding light emitting diode lamps
EP1596434B1 (de) * 2003-09-04 2018-12-05 Panasonic Intellectual Property Management Co., Ltd. Halbleiterbauelement
US7017655B2 (en) 2003-12-18 2006-03-28 Modine Manufacturing Co. Forced fluid heat sink
KR100540848B1 (ko) * 2004-01-02 2006-01-11 주식회사 메디아나전자 이중 몰드로 구성된 백색 발광다이오드 소자 및 그 제조방법
US20050275081A1 (en) * 2004-06-12 2005-12-15 Roger Chang Embedded chip semiconductor having dual electronic connection faces
US20090097222A1 (en) * 2004-06-25 2009-04-16 Wilfried Babutzka Electrical Subassembly Comprising a Protective Sheathing
US7429799B1 (en) 2005-07-27 2008-09-30 Amkor Technology, Inc. Land patterns for a semiconductor stacking structure and method therefor
WO2007046771A1 (en) * 2005-10-19 2007-04-26 Infineon Technologies Ag Method of forming component package
US7435625B2 (en) * 2005-10-24 2008-10-14 Freescale Semiconductor, Inc. Semiconductor device with reduced package cross-talk and loss
JP5428123B2 (ja) * 2006-08-16 2014-02-26 富士通セミコンダクター株式会社 半導体装置及びその製造方法
JP4293563B2 (ja) 2006-11-28 2009-07-08 Okiセミコンダクタ株式会社 半導体装置及び半導体パッケージ
JP5234884B2 (ja) * 2006-12-20 2013-07-10 住友重機械工業株式会社 樹脂封止金型
DE102007008464B4 (de) * 2007-02-19 2012-01-05 Hottinger Baldwin Messtechnik Gmbh Optischer Dehnungsmessstreifen
US9466545B1 (en) * 2007-02-21 2016-10-11 Amkor Technology, Inc. Semiconductor package in package
FR2919756B1 (fr) * 2007-07-31 2009-11-20 Tacchini Ets Procede de protection d'un composant electronique.
US7868471B2 (en) * 2007-09-13 2011-01-11 Stats Chippac Ltd. Integrated circuit package-in-package system with leads
US9059074B2 (en) * 2008-03-26 2015-06-16 Stats Chippac Ltd. Integrated circuit package system with planar interconnect
DE102009008738A1 (de) 2009-02-12 2010-08-19 Osram Opto Semiconductors Gmbh Halbleiteranordnung und Verfahren zum Herstellen einer Halbleiteranordnung
DE102009002519A1 (de) * 2009-04-21 2010-10-28 Robert Bosch Gmbh Gekapselte Schaltungsvorrichtung für Substrate mit Absorptionsschicht sowie Verfahren zu Herstellung derselben
JP5718720B2 (ja) * 2011-02-22 2015-05-13 アピックヤマダ株式会社 Rfidタグ、非接触給電アンテナ部品、それらの製造方法、及び金型
US9673162B2 (en) * 2012-09-13 2017-06-06 Nxp Usa, Inc. High power semiconductor package subsystems
DE102012222679A1 (de) * 2012-12-10 2014-06-12 Robert Bosch Gmbh Verfahren zur Herstellung eines Schaltmoduls und eines zugehörigen Gittermoduls sowie ein zugehöriges Gittermodul und korrespondierende elektronische Baugruppe
CN104392969A (zh) * 2014-10-13 2015-03-04 华东光电集成器件研究所 一种多芯片集成电路抗冲击封装结构
DE102015102535B4 (de) 2015-02-23 2023-08-03 Infineon Technologies Ag Verbundsystem und Verfahren zum haftenden Verbinden eines hygroskopischen Materials
WO2016159937A1 (en) * 2015-03-27 2016-10-06 Hewlett-Packard Development Company, L.P. Circuit package
KR20160140247A (ko) * 2015-05-29 2016-12-07 삼성전기주식회사 패키지 기판
KR20160141278A (ko) * 2015-05-29 2016-12-08 에스케이하이닉스 주식회사 반도체 패키지 및 그 제조방법
WO2017034515A1 (en) * 2015-08-21 2017-03-02 Hewlett-Packard Development Company, L.P. Circuit package
JP6640003B2 (ja) * 2016-04-05 2020-02-05 Towa株式会社 樹脂封止装置及び樹脂封止方法
KR20210158587A (ko) 2020-06-24 2021-12-31 삼성전자주식회사 반도체 패키지 및 반도체 패키지의 제조 방법

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4026008A (en) * 1972-10-02 1977-05-31 Signetics Corporation Semiconductor lead structure and assembly and method for fabricating same
JPS5796559A (en) * 1980-12-09 1982-06-15 Nec Corp Semiconductor device
US4396936A (en) * 1980-12-29 1983-08-02 Honeywell Information Systems, Inc. Integrated circuit chip package with improved cooling means
JPS57130437A (en) * 1981-02-06 1982-08-12 Citizen Watch Co Ltd Sealing method of ic
JPS59148343A (ja) * 1983-02-15 1984-08-25 Nec Corp 樹脂封止型半導体装置とその製造方法
JPS6171649A (ja) * 1984-09-17 1986-04-12 Seiko Instr & Electronics Ltd Icパツケ−ジ
FI76220C (fi) * 1984-09-17 1988-09-09 Elkotrade Ag Foerfarande foer inkapsling av pao ett baerarband anordnade halvledarkomponenter.
US5090609A (en) * 1989-04-28 1992-02-25 Hitachi, Ltd. Method of bonding metals, and method and apparatus for producing semiconductor integrated circuit device using said method of bonding metals
JPH0373559A (ja) * 1989-08-15 1991-03-28 Mitsubishi Electric Corp 半導体装置及びその製造方法
US5202288A (en) * 1990-06-01 1993-04-13 Robert Bosch Gmbh Method of manufacturing an electronic circuit component incorporating a heat sink
JPH0462865A (ja) * 1990-06-25 1992-02-27 Fujitsu Ltd 半導体装置及びその製造方法
US5847467A (en) * 1990-08-31 1998-12-08 Texas Instruments Incorporated Device packaging using heat spreaders and assisted deposition of wire bonds
US5105259A (en) * 1990-09-28 1992-04-14 Motorola, Inc. Thermally enhanced semiconductor device utilizing a vacuum to ultimately enhance thermal dissipation
US5216278A (en) * 1990-12-04 1993-06-01 Motorola, Inc. Semiconductor device having a pad array carrier package
JP2982450B2 (ja) * 1991-11-26 1999-11-22 日本電気株式会社 フィルムキャリア半導体装置及びその製造方法
KR100280762B1 (ko) * 1992-11-03 2001-03-02 비센트 비.인그라시아 노출 후부를 갖는 열적 강화된 반도체 장치 및 그 제조방법
TW258829B (de) * 1994-01-28 1995-10-01 Ibm
JP2531382B2 (ja) * 1994-05-26 1996-09-04 日本電気株式会社 ボ―ルグリッドアレイ半導体装置およびその製造方法

Also Published As

Publication number Publication date
EP0684641A3 (de) 1996-11-06
JPH07321248A (ja) 1995-12-08
US5793118A (en) 1998-08-11
US5989940A (en) 1999-11-23
EP0684641A2 (de) 1995-11-29
KR0152700B1 (ko) 1998-10-01
JP2531382B2 (ja) 1996-09-04
DE69529698T2 (de) 2004-01-15
EP0684641B1 (de) 2003-02-26

Similar Documents

Publication Publication Date Title
DE69529698D1 (de) Einkapselung eines Halbleiterbauelementes mit hoher Feuchtigkeitsfestigkeit
DE69221440D1 (de) Harzverkapselte Halbleiteranordnung
DE69321266D1 (de) Halbleiteranordnung mit Überchipanschlüssen
KR960015824A (ko) 자동 접합 테이프를 사용하여 제조된 반도체 패키지
DE69622782D1 (de) Verbindungshalbleiteranordnung mit vermindertem Widerstand
KR960012451A (ko) 반도체 장치 및 리드프레임
DE69124310T2 (de) Halbleiter-Speichereinrichtung mit Strom-Spannungs-Wandler
KR900012355A (ko) 반도체장치 패키지
DE69523526T2 (de) Komplementäres Halbleiterbauelement mit Heteroübergang
DE69522127T2 (de) Heteroübergangshalbleiteranordnung
KR960015643U (ko) 반도체 칩의 리드교정장치
KR930001541U (ko) 반도체 패키지 마킹장치
KR980005487U (ko) 배면 리드 노출형 반도체 패키지
KR950028723U (ko) 반도체 패키지 마킹장치
KR970046908U (ko) 서멀 플라스틱 패턴 테이프를 부착한 반도체 패키지
KR910021033U (ko) 반도체 제조용 페이스트 경화장치
KR920013720U (ko) 반도체 제조용 접속장치
KR970025828U (ko) 그라운드 포인트를 구비하는 반도체 장치
KR960032770U (ko) 수지밀봉형 반도체장치
KR950025927U (ko) 반도체 패키지 마운트 장치
KR950007331U (ko) 반도체 제조용 도포장치
KR960015608U (ko) 칩 수평도 측정 반도체장치
KR950021398U (ko) 반도체 소자 제조용 도포장치
KR940025562U (ko) 반도체 장치의 팩케지
KR950004831U (ko) 반도체 팩키지의 리이드 성형장치

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP

8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee