DE69519426T2 - Zellenbasierte fehlertolerante Architektur mit vorteilhafter Verwendung der nicht-zugeteilten redundanten Zellen - Google Patents

Zellenbasierte fehlertolerante Architektur mit vorteilhafter Verwendung der nicht-zugeteilten redundanten Zellen

Info

Publication number
DE69519426T2
DE69519426T2 DE69519426T DE69519426T DE69519426T2 DE 69519426 T2 DE69519426 T2 DE 69519426T2 DE 69519426 T DE69519426 T DE 69519426T DE 69519426 T DE69519426 T DE 69519426T DE 69519426 T2 DE69519426 T2 DE 69519426T2
Authority
DE
Germany
Prior art keywords
unallocated
cell
advantageous use
redundant cells
based fault
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69519426T
Other languages
English (en)
Other versions
DE69519426D1 (de
Inventor
Richard S Norman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hyperchip Inc
Original Assignee
Hyperchip Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hyperchip Inc filed Critical Hyperchip Inc
Publication of DE69519426D1 publication Critical patent/DE69519426D1/de
Application granted granted Critical
Publication of DE69519426T2 publication Critical patent/DE69519426T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/13306—Circuit arrangements or driving methods for the control of single liquid crystal cells
    • G02F1/13318—Circuits comprising a photodetector
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/135—Liquid crystal cells structurally associated with a photoconducting or a ferro-electric layer, the properties of which can be optically or electrically varied
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2041—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant with more than one idle spare processing component
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2051—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant in regular structures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023—Two dimensional arrays, e.g. mesh, torus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
    • G06F3/043—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means using propagating acoustic waves
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2085—Special arrangements for addressing the individual elements of the matrix, other than by driving respective rows and columns in combination
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2085—Special arrangements for addressing the individual elements of the matrix, other than by driving respective rows and columns in combination
    • G09G3/2088—Special arrangements for addressing the individual elements of the matrix, other than by driving respective rows and columns in combination with use of a plurality of processors, each processor controlling a number of individual elements of the matrix
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/148—Charge coupled imagers
    • H01L27/14831—Area CCD imagers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/08—Fault-tolerant or redundant circuits, or circuits in which repair of defects is prepared
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/10—Dealing with defective pixels
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/148—Charge coupled imagers
DE69519426T 1994-03-22 1995-03-22 Zellenbasierte fehlertolerante Architektur mit vorteilhafter Verwendung der nicht-zugeteilten redundanten Zellen Expired - Fee Related DE69519426T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US21626294A 1994-03-22 1994-03-22
PCT/CA1995/000161 WO1995026001A1 (en) 1994-03-22 1995-03-22 Efficient direct cell replacement fault tolerant architecture supporting completely integrated systems with means for direct communication with system operator

Publications (2)

Publication Number Publication Date
DE69519426D1 DE69519426D1 (de) 2000-12-21
DE69519426T2 true DE69519426T2 (de) 2001-06-21

Family

ID=22806392

Family Applications (2)

Application Number Title Priority Date Filing Date
DE69529856T Expired - Lifetime DE69529856D1 (de) 1994-03-22 1995-03-22 Massive Paralleldatenverarbeitungsvorrichtung mit photovoltaischen Zellen für die Absorption des Umgebungslichtes
DE69519426T Expired - Fee Related DE69519426T2 (de) 1994-03-22 1995-03-22 Zellenbasierte fehlertolerante Architektur mit vorteilhafter Verwendung der nicht-zugeteilten redundanten Zellen

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE69529856T Expired - Lifetime DE69529856D1 (de) 1994-03-22 1995-03-22 Massive Paralleldatenverarbeitungsvorrichtung mit photovoltaischen Zellen für die Absorption des Umgebungslichtes

Country Status (10)

Country Link
US (3) US5748872A (de)
EP (5) EP1037149A3 (de)
JP (1) JP3993634B2 (de)
KR (1) KR100391805B1 (de)
CN (1) CN1104683C (de)
AU (1) AU700629B2 (de)
CA (1) CA2185787A1 (de)
DE (2) DE69529856D1 (de)
ES (1) ES2153891T3 (de)
WO (1) WO1995026001A1 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005004861B4 (de) * 2004-03-22 2013-01-31 Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. Vorrichtung zum Steuern der Position eines Bildschirmzeigers mit niedriger Empfindlichkeit für Partikelkontamination, Verfahren zum Erzeugen von Bewegungsdaten bei einem optischen Zeigegerät und Navigationssensor zum Erzeugen von Bewegungsdaten

Families Citing this family (148)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU700629B2 (en) * 1994-03-22 1999-01-07 Hyperchip Inc. Efficient direct cell replacement fault tolerant architecture supporting completely integrated systems with means for direct communication with system operator
US6408402B1 (en) 1994-03-22 2002-06-18 Hyperchip Inc. Efficient direct replacement cell fault tolerant architecture
US5943242A (en) 1995-11-17 1999-08-24 Pact Gmbh Dynamically reconfigurable data processing system
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
US6246787B1 (en) * 1996-05-31 2001-06-12 Texas Instruments Incorporated System and method for knowledgebase generation and management
DE19647159A1 (de) * 1996-11-14 1998-06-04 Siemens Ag Verfahren zum Testen eines in Zellenfelder unterteilten Speicherchips im laufenden Betrieb eines Rechners unter Einhaltung von Echtzeitbedingungen
DE19651075A1 (de) 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen
DE19654595A1 (de) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen
US6338106B1 (en) 1996-12-20 2002-01-08 Pact Gmbh I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures
EP1329816B1 (de) 1996-12-27 2011-06-22 Richter, Thomas Verfahren zum selbständigen dynamischen Umladen von Datenflussprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o.dgl.)
DE19654846A1 (de) 1996-12-27 1998-07-09 Pact Inf Tech Gmbh Verfahren zum selbständigen dynamischen Umladen von Datenflußprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o. dgl.)
DE19704728A1 (de) 1997-02-08 1998-08-13 Pact Inf Tech Gmbh Verfahren zur Selbstsynchronisation von konfigurierbaren Elementen eines programmierbaren Bausteines
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
JP3515333B2 (ja) * 1997-08-26 2004-04-05 株式会社東芝 情報処理装置
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
DE19861088A1 (de) 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Verfahren zur Reparatur von integrierten Schaltkreisen
DE19807872A1 (de) 1998-02-25 1999-08-26 Pact Inf Tech Gmbh Verfahren zur Verwaltung von Konfigurationsdaten in Datenflußprozessoren sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstruktur (FPGAs, DPGAs, o. dgl.
US6093933A (en) 1998-03-16 2000-07-25 Micron Technology, Inc. Method and apparatus for fabricating electronic device
US6167541A (en) * 1998-03-24 2000-12-26 Micron Technology, Inc. Method for detecting or preparing intercell defects in more than one array of a memory device
US6295231B1 (en) 1998-07-17 2001-09-25 Kabushiki Kaisha Toshiba High-speed cycle clock-synchronous memory device
US6910152B2 (en) * 1998-08-28 2005-06-21 Micron Technology, Inc. Device and method for repairing a semiconductor memory
US6199177B1 (en) * 1998-08-28 2001-03-06 Micron Technology, Inc. Device and method for repairing a semiconductor memory
US6401229B1 (en) * 1998-09-21 2002-06-04 Hewlett-Packard Company System and method for data error recovery on optical media utilizing hierarchical recovery techniques
JP2003505753A (ja) 1999-06-10 2003-02-12 ペーアーツェーテー インフォルマツィオーンステヒノロギー ゲゼルシャフト ミット ベシュレンクテル ハフツング セル構造におけるシーケンス分割方法
FR2795840B1 (fr) * 1999-07-02 2001-08-31 Commissariat Energie Atomique Reseau de processeurs paralleles avec tolerance aux fautes de ces processeurs, et procede de reconfiguration applicable a un tel reseau
FI110830B (fi) 1999-12-03 2003-03-31 Fulcrum Lab Ag Tiedonsiirtomenetelmä
US6643752B1 (en) 1999-12-09 2003-11-04 Rambus Inc. Transceiver with latency alignment circuitry
US7010642B2 (en) * 2000-01-05 2006-03-07 Rambus Inc. System featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices
US7266634B2 (en) * 2000-01-05 2007-09-04 Rambus Inc. Configurable width buffered module having flyby elements
US6502161B1 (en) 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
US20050010737A1 (en) * 2000-01-05 2005-01-13 Fred Ware Configurable width buffered module having splitter elements
US7404032B2 (en) * 2000-01-05 2008-07-22 Rambus Inc. Configurable width buffered module having switch elements
US7363422B2 (en) * 2000-01-05 2008-04-22 Rambus Inc. Configurable width buffered module
US7356639B2 (en) * 2000-01-05 2008-04-08 Rambus Inc. Configurable width buffered module having a bypass circuit
US6728862B1 (en) 2000-05-22 2004-04-27 Gazelle Technology Corporation Processor array and parallel data processing methods
DE50115584D1 (de) 2000-06-13 2010-09-16 Krass Maren Pipeline ct-protokolle und -kommunikation
US6816980B1 (en) 2000-09-15 2004-11-09 Zeronines Technology, Inc. Fault tolerant, state-compatible computer system and method
US6760861B2 (en) 2000-09-29 2004-07-06 Zeronines Technology, Inc. System, method and apparatus for data processing and storage to provide continuous operations independent of device failure or disaster
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
US6895426B1 (en) * 2000-10-17 2005-05-17 Microsoft Corporation Addresses as objects for email messages
KR100751736B1 (ko) * 2000-11-01 2007-08-27 도꾸리쯔교세이호징 가가꾸 기쥬쯔 신꼬 기꼬 포인트 컨택트 어레이, ｎｏｔ 회로, 및 이를 이용한 전자회로
US6898304B2 (en) * 2000-12-01 2005-05-24 Applied Materials, Inc. Hardware configuration for parallel data processing without cross communication
US6990555B2 (en) * 2001-01-09 2006-01-24 Pact Xpp Technologies Ag Method of hierarchical caching of configuration data having dataflow processors and modules having two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
DE60225133T2 (de) * 2001-05-11 2009-02-12 Koninklijke Philips Electronics N.V. Vorrichtung zur parallelen datenverarbeitung und kamerasystem mit einer solchen vorrichtung
AU2002347560A1 (en) 2001-06-20 2003-01-02 Pact Xpp Technologies Ag Data processing method
JP3631702B2 (ja) * 2001-07-19 2005-03-23 エヌイーシーシステムテクノロジー株式会社 描画表示システム
US7996827B2 (en) 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
JP3929861B2 (ja) * 2001-10-02 2007-06-13 株式会社ソニー・コンピュータエンタテインメント 半導体装置、半導体パッケージ、電子デバイス及び情報処理の環境構築方法
CN100379078C (zh) 2001-10-11 2008-04-02 迪诺佛研究有限公司 数字电池组
US6957406B1 (en) * 2001-11-28 2005-10-18 Xilinx, Inc. Analytical placement methods with minimum preplaced components
US8589400B2 (en) 2001-11-30 2013-11-19 Intelligent Medical Objects, Inc. Longitudinal electronic record system and method
US7693917B2 (en) * 2001-11-30 2010-04-06 Intelligent Medical Objects, Inc. Method for adaptive data management
US6957371B2 (en) * 2001-12-04 2005-10-18 Intellitech Corporation Method and apparatus for embedded built-in self-test (BIST) of electronic circuits and systems
US6730527B1 (en) * 2001-12-31 2004-05-04 Hyperchip Inc. Chip and defect tolerant method of mounting same to a substrate
WO2003060747A2 (de) 2002-01-19 2003-07-24 Pact Xpp Technologies Ag Reconfigurierbarer prozessor
AU2003214003A1 (en) 2002-02-18 2003-09-09 Pact Xpp Technologies Ag Bus systems and method for reconfiguration
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
US8688787B1 (en) 2002-04-26 2014-04-01 Zeronines Technology, Inc. System, method and apparatus for data processing and storage to provide continuous e-mail operations independent of device failure or disaster
US7415594B2 (en) 2002-06-26 2008-08-19 Coherent Logix, Incorporated Processing system with interspersed stall propagating processors and communication elements
AU2003286131A1 (en) 2002-08-07 2004-03-19 Pact Xpp Technologies Ag Method and device for processing data
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
EP1537486A1 (de) 2002-09-06 2005-06-08 PACT XPP Technologies AG Rekonfigurierbare sequenzerstruktur
US7727181B2 (en) * 2002-10-09 2010-06-01 Abbott Diabetes Care Inc. Fluid delivery device with autocalibration
US7993108B2 (en) 2002-10-09 2011-08-09 Abbott Diabetes Care Inc. Variable volume, shape memory actuated insulin dispensing pump
EP2322798A1 (de) 2002-10-09 2011-05-18 Abbott Diabetes Care Inc. Vorrichtung und Verfahren zur Förderung medizinischer Fluide unter Verwendung einer Gedächtnislegierung
CN1708996A (zh) * 2002-11-01 2005-12-14 皇家飞利浦电子股份有限公司 三维显示器
CN100458761C (zh) * 2002-11-14 2009-02-04 皇家飞利浦电子股份有限公司 处理并行数据的装置及包括这种装置的照相机系统
US20060001669A1 (en) 2002-12-02 2006-01-05 Sehat Sutardja Self-reparable semiconductor and method thereof
US7185225B2 (en) * 2002-12-02 2007-02-27 Marvell World Trade Ltd. Self-reparable semiconductor and method thereof
US7340644B2 (en) * 2002-12-02 2008-03-04 Marvell World Trade Ltd. Self-reparable semiconductor and method thereof
US7362697B2 (en) * 2003-01-09 2008-04-22 International Business Machines Corporation Self-healing chip-to-chip interface
US7155637B2 (en) * 2003-01-31 2006-12-26 Texas Instruments Incorporated Method and apparatus for testing embedded memory on devices with multiple processor cores
US7679407B2 (en) 2003-04-28 2010-03-16 Abbott Diabetes Care Inc. Method and apparatus for providing peak detection circuitry for data communication systems
US7200787B2 (en) * 2003-06-03 2007-04-03 Intel Corporation Memory channel utilizing permuting status patterns
US7194581B2 (en) * 2003-06-03 2007-03-20 Intel Corporation Memory channel with hot add/remove
US7127629B2 (en) * 2003-06-03 2006-10-24 Intel Corporation Redriving a data signal responsive to either a sampling clock signal or stable clock signal dependent on a mode signal
US8171331B2 (en) 2003-06-04 2012-05-01 Intel Corporation Memory channel having deskew separate from redrive
US7165153B2 (en) 2003-06-04 2007-01-16 Intel Corporation Memory channel with unidirectional links
US7340537B2 (en) * 2003-06-04 2008-03-04 Intel Corporation Memory channel with redundant presence detect
US7386768B2 (en) 2003-06-05 2008-06-10 Intel Corporation Memory channel with bit lane fail-over
EP1676208A2 (de) 2003-08-28 2006-07-05 PACT XPP Technologies AG Datenverarbeitungseinrichtung und verfahren
US7447953B2 (en) 2003-11-14 2008-11-04 Intel Corporation Lane testing with variable mapping
US7219294B2 (en) * 2003-11-14 2007-05-15 Intel Corporation Early CRC delivery for partial frame
US7143207B2 (en) * 2003-11-14 2006-11-28 Intel Corporation Data accumulation between data path having redrive circuit and memory device
US7613329B2 (en) * 2004-03-08 2009-11-03 Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. Apparatus for controlling the position of a screen pointer that detects defective pixels
US7474297B2 (en) 2004-03-22 2009-01-06 Avago Technologies Ecbu Ip (Singapore) Pte. Contaminant-resistant optical mouse and cradle
US8190714B2 (en) * 2004-04-15 2012-05-29 Raytheon Company System and method for computer cluster virtualization using dynamic boot images and virtual disk
US8335909B2 (en) 2004-04-15 2012-12-18 Raytheon Company Coupling processors to each other for high performance computing (HPC)
US7711977B2 (en) * 2004-04-15 2010-05-04 Raytheon Company System and method for detecting and managing HPC node failure
US20050235055A1 (en) * 2004-04-15 2005-10-20 Raytheon Company Graphical user interface for managing HPC clusters
US8336040B2 (en) 2004-04-15 2012-12-18 Raytheon Company System and method for topology-aware job scheduling and backfilling in an HPC environment
US9178784B2 (en) 2004-04-15 2015-11-03 Raytheon Company System and method for cluster management based on HPC architecture
US7315252B2 (en) 2004-05-04 2008-01-01 Automated Solutions Assembly machine operator interface with multiple color light indicators
US7212423B2 (en) * 2004-05-31 2007-05-01 Intel Corporation Memory agent core clock aligned to lane
US7383399B2 (en) * 2004-06-30 2008-06-03 Intel Corporation Method and apparatus for memory compression
US20060004953A1 (en) * 2004-06-30 2006-01-05 Vogt Pete D Method and apparatus for increased memory bandwidth
US7577869B2 (en) * 2004-08-11 2009-08-18 Ati Technologies Ulc Apparatus with redundant circuitry and method therefor
US9098932B2 (en) * 2004-08-11 2015-08-04 Ati Technologies Ulc Graphics processing logic with variable arithmetic logic unit control and method therefor
US7272813B2 (en) * 2004-09-15 2007-09-18 Omnivision Technologies, Inc. Transparent re-mapping of parallel computational units
DE102004046771A1 (de) * 2004-09-24 2006-04-06 Zimmer Ag Mischung, Polyesterzusammensetzung, Folie sowie Verfahren zu deren Herstellung
US8244882B2 (en) * 2004-11-17 2012-08-14 Raytheon Company On-demand instantiation in a high-performance computing (HPC) system
US7433931B2 (en) 2004-11-17 2008-10-07 Raytheon Company Scheduling in a high-performance computing (HPC) system
US7475274B2 (en) * 2004-11-17 2009-01-06 Raytheon Company Fault tolerance and recovery in a high-performance computing (HPC) system
WO2006102412A2 (en) 2005-03-21 2006-09-28 Abbott Diabetes Care, Inc. Method and system for providing integrated medication infusion and analyte monitoring system
US7768408B2 (en) 2005-05-17 2010-08-03 Abbott Diabetes Care Inc. Method and system for providing data management in data monitoring system
US7620437B2 (en) 2005-06-03 2009-11-17 Abbott Diabetes Care Inc. Method and apparatus for providing rechargeable power in data monitoring and management systems
US7562271B2 (en) 2005-09-26 2009-07-14 Rambus Inc. Memory system topologies including a buffer device and an integrated circuit memory device
US7464225B2 (en) * 2005-09-26 2008-12-09 Rambus Inc. Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
US11328764B2 (en) 2005-09-26 2022-05-10 Rambus Inc. Memory system topologies including a memory die stack
US7756561B2 (en) 2005-09-30 2010-07-13 Abbott Diabetes Care Inc. Method and apparatus for providing rechargeable power in data monitoring and management systems
US7583190B2 (en) 2005-10-31 2009-09-01 Abbott Diabetes Care Inc. Method and apparatus for providing data communication in data monitoring and management systems
EP1974265A1 (de) 2006-01-18 2008-10-01 PACT XPP Technologies AG Hardwaredefinitionsverfahren
US8344966B2 (en) 2006-01-31 2013-01-01 Abbott Diabetes Care Inc. Method and system for providing a fault tolerant display unit in an electronic device
US7404055B2 (en) 2006-03-28 2008-07-22 Intel Corporation Memory transfer with early access to critical portion
US8301939B2 (en) * 2006-05-24 2012-10-30 Daktronics, Inc. Redundant data path
US20070300115A1 (en) * 2006-06-01 2007-12-27 Ramyanshu Datta Apparatus and method for accelerating test, debug and failure analysis of a multiprocessor device
US7930595B2 (en) * 2006-06-22 2011-04-19 International Business Machines Corporation Method and apparatus for analyzing error conditions in a massively parallel computer system by identifying anomalous nodes within a communicator set
US7673182B2 (en) * 2006-06-22 2010-03-02 International Business Machines Corporation Method and apparatus for obtaining stack traceback data for multiple computing nodes of a massively parallel computer system
US8579853B2 (en) 2006-10-31 2013-11-12 Abbott Diabetes Care Inc. Infusion devices and methods
US8124429B2 (en) 2006-12-15 2012-02-28 Richard Norman Reprogrammable circuit board with alignment-insensitive support for multiple component contact types
US9135017B2 (en) * 2007-01-16 2015-09-15 Ati Technologies Ulc Configurable shader ALU units
US7676776B2 (en) * 2007-06-25 2010-03-09 International Business Machines Corporation Spare gate array cell distribution analysis
US7802883B2 (en) 2007-12-20 2010-09-28 Johnson & Johnson Vision Care, Inc. Cosmetic contact lenses having a sparkle effect
US8195882B2 (en) 2008-05-30 2012-06-05 Advanced Micro Devices, Inc. Shader complex with distributed level one cache system and centralized level two cache
US8460947B2 (en) * 2008-09-24 2013-06-11 Hewlett-Packard Development Company, L.P. Fluid ejection device and method
EP2169533A1 (de) * 2008-09-29 2010-03-31 Daktronics, Inc. Redundanter Datenpfad
US8560082B2 (en) 2009-01-30 2013-10-15 Abbott Diabetes Care Inc. Computerized determination of insulin pump therapy parameters using real time and retrospective data processing
WO2010129375A1 (en) 2009-04-28 2010-11-11 Abbott Diabetes Care Inc. Closed loop blood glucose control algorithm analysis
EP3936032A1 (de) 2009-07-23 2022-01-12 Abbott Diabetes Care, Inc. Echtzeitverwaltung von daten im zusammenhang mit der physiologischen kontrolle des blutzuckerspiegels
JP5379664B2 (ja) * 2009-12-11 2013-12-25 キヤノン株式会社 画像表示装置およびその制御方法
US8718079B1 (en) 2010-06-07 2014-05-06 Marvell International Ltd. Physical layer devices for network switches
EP2442228A1 (de) * 2010-10-13 2012-04-18 Thomas Lippert Computerclusteranordnung zur Verarbeitung einer Berechnungsaufgabe und Betriebsverfahren dafür
US9037931B2 (en) 2011-12-21 2015-05-19 Advanced Micro Devices, Inc. Methods and systems for logic device defect tolerant redundancy
US9160617B2 (en) 2012-09-28 2015-10-13 International Business Machines Corporation Faulty core recovery mechanisms for a three-dimensional network on a processor array
US8990616B2 (en) * 2012-09-28 2015-03-24 International Business Machines Corporation Final faulty core recovery mechanisms for a two-dimensional network on a processor array
CN103198782B (zh) * 2013-03-07 2016-02-10 京东方科技集团股份有限公司 移位寄存器、栅极驱动电路及其修复方法和显示装置
US9443355B2 (en) * 2013-06-28 2016-09-13 Microsoft Technology Licensing, Llc Reprojection OLED display for augmented reality experiences
US9514571B2 (en) 2013-07-25 2016-12-06 Microsoft Technology Licensing, Llc Late stage reprojection
JP6653126B2 (ja) * 2015-04-28 2020-02-26 太陽誘電株式会社 再構成可能な半導体装置
US10360832B2 (en) 2017-08-14 2019-07-23 Microsoft Technology Licensing, Llc Post-rendering image transformation using parallel image transformation pipelines
US10707197B1 (en) * 2018-12-13 2020-07-07 Micron Technology, Inc. 3D stacked integrated circuits having functional blocks configured to provide redundancy sites
CN112820202B (zh) * 2019-10-30 2023-03-28 海信视像科技股份有限公司 一种显示装置及其显示方法
CN113589117A (zh) * 2021-08-16 2021-11-02 国网江苏省电力有限公司泰州供电分公司 一种电力设备缺陷检测系统及检测方法

Family Cites Families (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2942193A (en) * 1958-07-30 1960-06-21 Bell Telephone Labor Inc Redundant logic circuitry
GB1199931A (en) * 1966-07-21 1970-07-22 Mini Of Technology London Improvements in or relating to Redundant Binary Logic Elements
BE789991A (fr) * 1971-10-12 1973-04-12 Siemens Ag Dispositif logique, en particulier decodeur a elements redondants
GB1377859A (en) * 1972-08-03 1974-12-18 Catt I Digital integrated circuits
US4298936A (en) * 1979-11-15 1981-11-03 Analogic Corporation Array Processor
BG35575A1 (en) * 1982-04-26 1984-05-15 Kasabov Multimicroprocessor system
US4622632A (en) * 1982-08-18 1986-11-11 Board Of Regents, University Of Washington Data processing system having a pyramidal array of processors
CA1219965A (en) * 1983-04-11 1987-03-31 Allen P. Clarke Self repair large scale integrated circuit
US4709327A (en) * 1983-05-31 1987-11-24 Hillis W Daniel Parallel processor/memory circuit
US4591980A (en) * 1984-02-16 1986-05-27 Xerox Corporation Adaptive self-repairing processor array
US4621201A (en) * 1984-03-30 1986-11-04 Trilogy Systems Corporation Integrated circuit redundancy and method for achieving high-yield production
US4617475A (en) * 1984-03-30 1986-10-14 Trilogy Computer Development Partners, Ltd. Wired logic voting circuit
US4849657A (en) * 1984-09-17 1989-07-18 Honeywell Inc. Fault tolerant integrated circuit design
US4855903A (en) * 1984-12-20 1989-08-08 State University Of New York Topologically-distributed-memory multiprocessor computer
EP0190813B1 (de) * 1985-01-29 1991-09-18 The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and Verarbeitungszelle für fehlertolerante Matrixanordnungen
US4720780A (en) * 1985-09-17 1988-01-19 The Johns Hopkins University Memory-linked wavefront array processor
US4722084A (en) * 1985-10-02 1988-01-26 Itt Corporation Array reconfiguration apparatus and methods particularly adapted for use with very large scale integrated circuits
KR920010015B1 (ko) * 1986-05-01 1992-11-10 야마하 가부시끼가이샤 엔코우더용 변위 검출장치
US4933836A (en) * 1986-10-29 1990-06-12 United Technologies Corporation n-Dimensional modular multiprocessor lattice architecture
US4873626A (en) * 1986-12-17 1989-10-10 Massachusetts Institute Of Technology Parallel processing system with processor array having memory system included in system memory
US4800302A (en) * 1987-07-17 1989-01-24 Trw Inc. Redundancy system with distributed mapping
US4942517A (en) * 1987-10-08 1990-07-17 Eastman Kodak Company Enhanced input/output architecture for toroidally-connected distributed-memory parallel computers
US4908751A (en) * 1987-10-15 1990-03-13 Smith Harry F Parallel data processor
US4798976A (en) * 1987-11-13 1989-01-17 International Business Machines Corporation Logic redundancy circuit scheme
US4849940A (en) * 1987-12-10 1989-07-18 The Washington Technology Center Optical neural net memory
US5164714A (en) * 1988-06-20 1992-11-17 Amp Incorporated Modulated touch entry system and method with synchronous detection
US5056000A (en) * 1988-06-21 1991-10-08 International Parallel Machines, Inc. Synchronized parallel processing with shared memory
JPH0247627A (ja) * 1988-08-09 1990-02-16 Nippon Denso Co Ltd 自動調光装置
DE3835601A1 (de) * 1988-10-19 1990-05-03 Messerschmitt Boelkow Blohm Digitalrechner mit einer multiprozessor-anordnung
US5179536A (en) * 1989-01-31 1993-01-12 Fujitsu Limited Semiconductor memory device having means for replacing defective memory cells
US5203005A (en) * 1989-05-02 1993-04-13 Horst Robert W Cell structure for linear array wafer scale integration architecture with capability to open boundary i/o bus without neighbor acknowledgement
US5253308A (en) * 1989-06-21 1993-10-12 Amber Engineering, Inc. Massively parallel digital image data processor using pixel-mapped input/output and relative indexed addressing
GB8914453D0 (en) * 1989-06-23 1989-08-09 Stc Plc Spatial light modulators
JP2871821B2 (ja) * 1989-09-13 1999-03-17 日本電気株式会社 周辺駆動回路
EP0428209B1 (de) * 1989-11-13 1995-03-15 Agfa-Gevaert N.V. Mit besonderer Aussenschicht versehenes photoleitendes Aufzeichnungsmaterial
US5239654A (en) * 1989-11-17 1993-08-24 Texas Instruments Incorporated Dual mode SIMD/MIMD processor providing reuse of MIMD instruction memories as data memories when operating in SIMD mode
US5055840A (en) * 1990-01-16 1991-10-08 Carroll Touch Incorporated Infrared touch input device and light emitted activation circuit
CA2043505A1 (en) * 1990-06-06 1991-12-07 Steven K. Heller Massively parallel processor including queue-based message delivery system
US5208178A (en) * 1990-08-02 1993-05-04 Hitachi, Ltd. Manufacturing a semiconductor integrated circuit device having on chip logic correction
JPH04190323A (ja) * 1990-11-26 1992-07-08 Hitachi Ltd 太陽電池セル付液晶ディスプレイ
US5263096A (en) * 1991-04-01 1993-11-16 California Institute Of Technology Opto-electronic morphological processor
US5321813A (en) * 1991-05-01 1994-06-14 Teradata Corporation Reconfigurable, fault tolerant, multistage interconnect network and protocol
US5280607A (en) * 1991-06-28 1994-01-18 International Business Machines Corporation Method and apparatus for tolerating faults in mesh architectures
JPH0769767B2 (ja) * 1991-10-16 1995-07-31 インターナショナル・ビジネス・マシーンズ・コーポレイション フィンガ・タッチまたはスタイラスの位置を検出するためのタッチ・オーバーレイ、および検出システム
WO1993011503A1 (en) * 1991-12-06 1993-06-10 Norman Richard S Massively-parallel direct output processor array
US5268973A (en) * 1992-01-21 1993-12-07 The University Of Texas System Wafer-scale optical bus
US5295101A (en) * 1992-01-31 1994-03-15 Texas Instruments Incorporated Array block level redundancy with steering logic
US5321639A (en) * 1992-03-02 1994-06-14 Regents Of The University Of California Dual-scale topology optoelectronic matrix algebraic processing system
JPH05324589A (ja) * 1992-03-25 1993-12-07 Nippon Sheet Glass Co Ltd 並列コンピュータ装置および光結合装置
US5271014A (en) * 1992-05-04 1993-12-14 International Business Machines Corporation Method and apparatus for a fault-tolerant mesh with spare nodes
JP3139134B2 (ja) * 1992-06-03 2001-02-26 カシオ計算機株式会社 液晶表示装置
CA2097360A1 (en) * 1992-06-03 1993-12-04 Paul Dvorkis Optical readers
AU5684294A (en) * 1992-12-03 1994-06-22 Carnegie Wave Energy Limited Method for on-line diagnosis for distributed network systems
US5513313A (en) * 1993-01-19 1996-04-30 International Business Machines Corporation Method for generating hierarchical fault-tolerant mesh architectures
AU700629B2 (en) * 1994-03-22 1999-01-07 Hyperchip Inc. Efficient direct cell replacement fault tolerant architecture supporting completely integrated systems with means for direct communication with system operator
US6021511A (en) * 1996-02-29 2000-02-01 Matsushita Electric Industrial Co., Ltd. Processor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005004861B4 (de) * 2004-03-22 2013-01-31 Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. Vorrichtung zum Steuern der Position eines Bildschirmzeigers mit niedriger Empfindlichkeit für Partikelkontamination, Verfahren zum Erzeugen von Bewegungsdaten bei einem optischen Zeigegerät und Navigationssensor zum Erzeugen von Bewegungsdaten

Also Published As

Publication number Publication date
WO1995026001A1 (en) 1995-09-28
EP1037149A3 (de) 2003-10-15
EP1037279A3 (de) 2000-11-22
CN1148895A (zh) 1997-04-30
ES2153891T3 (es) 2001-03-16
DE69519426D1 (de) 2000-12-21
EP1037279A2 (de) 2000-09-20
EP1046994A3 (de) 2000-12-06
EP1046994A2 (de) 2000-10-25
EP1191457A2 (de) 2002-03-27
JP3993634B2 (ja) 2007-10-17
EP0752132B1 (de) 2000-11-15
AU700629B2 (en) 1999-01-07
EP1037279B1 (de) 2003-03-05
DE69529856D1 (de) 2003-04-10
US5748872A (en) 1998-05-05
CN1104683C (zh) 2003-04-02
US6154855A (en) 2000-11-28
CA2185787A1 (en) 1995-09-28
AU1944795A (en) 1995-10-09
EP1037149A2 (de) 2000-09-20
EP0752132A1 (de) 1997-01-08
KR100391805B1 (ko) 2003-10-22
US6038682A (en) 2000-03-14
JPH09510563A (ja) 1997-10-21

Similar Documents

Publication Publication Date Title
DE69519426T2 (de) Zellenbasierte fehlertolerante Architektur mit vorteilhafter Verwendung der nicht-zugeteilten redundanten Zellen
DE69131250D1 (de) Rohrelement aus verbundwerkstoff mit mehreren zellen
DE69404291D1 (de) Verbesserungen bezueglich elektrochemischer zellen
DE69619818T2 (de) Mit mikrofasern verstärkte poröse polymerfolie
DE69432788D1 (de) Elektrolytloesung und daraus hergestelltes elektrochemisches element
DE69221881D1 (de) Katalytische membranschicht für brennstoffzellen
BR9305730A (pt) Célula foto-voltáica com camada delgada de Cds
DE69429131D1 (de) Elektrochemisches Element mit flüssigem organischem Elektrolyten
DE69821364T2 (de) Aggregometer mit einwegmesszelle
BR9406165A (pt) Pilha eletroquimica
DE69613016D1 (de) Elektrochemische Zelle
DE69503014D1 (de) Mehrlagige Brennstoffzellenanordnung
DE59610015D1 (de) Elektrochemische Messzelle
DE69322527D1 (de) Matraze für elektrochemische Zellen
DE69326359D1 (de) Membran-elektrode-struktur für elektrochemische zellen
BR9508658A (pt) Célula eletroquímica fotovoltaica regenerativa
DE69626472T2 (de) Halbleiterspeicher mit redundanten Speicherzellen
NO891074L (no) Elektrokjemisk celle.
DE69503007T2 (de) Zwischenverbindungsmaterial für elektrochemische Zellen
DE69306816T2 (de) Membran-elektrode-struktur für elektrochemische zellen
FI951002A (fi) Sulfatoituja beta-glykolipidijohdannaisia soluadheesioinhibiittoreina
DE3780010D1 (de) Nickel-wasserstoff-speicherzelle mit innerer ueberbrueckung bei stoerung.
DE3886051T2 (de) Auswahl von zellen mit verbesserten zelladhäsionseigenschaften.
DE68905034T2 (de) Elektrochemische zellen.
NO961916D0 (no) Målecelle med flere trykk-uttak

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: HYPERCHIP INC., MONTREAL, QUEBEC, CA

8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee