DE69323715D1 - Elektronisches Speichersystem und -verfahren - Google Patents
Elektronisches Speichersystem und -verfahrenInfo
- Publication number
- DE69323715D1 DE69323715D1 DE69323715T DE69323715T DE69323715D1 DE 69323715 D1 DE69323715 D1 DE 69323715D1 DE 69323715 T DE69323715 T DE 69323715T DE 69323715 T DE69323715 T DE 69323715T DE 69323715 D1 DE69323715 D1 DE 69323715D1
- Authority
- DE
- Germany
- Prior art keywords
- storage system
- electronic storage
- electronic
- storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/103—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers
- G11C7/1033—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers using data registers of which only one stage is addressed for sequentially outputting data from a predetermined number of stages, e.g. nibble read-write mode
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US707393A | 1993-01-21 | 1993-01-21 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69323715D1 true DE69323715D1 (de) | 1999-04-08 |
DE69323715T2 DE69323715T2 (de) | 1999-10-21 |
Family
ID=21724073
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69323715T Expired - Lifetime DE69323715T2 (de) | 1993-01-21 | 1993-12-02 | Elektronisches Speichersystem und -verfahren |
Country Status (4)
Country | Link |
---|---|
US (1) | US5761137A (de) |
EP (1) | EP0607668B1 (de) |
JP (1) | JPH06282983A (de) |
DE (1) | DE69323715T2 (de) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6112284A (en) * | 1994-12-30 | 2000-08-29 | Intel Corporation | Method and apparatus for latching data from a memory resource at a datapath unit |
KR100496787B1 (ko) * | 1997-08-08 | 2005-09-12 | 삼성전자주식회사 | 고속반도체메모리장치의억세스시간을줄이기위한제어방법및컨트롤라 |
US7200840B2 (en) * | 2002-10-24 | 2007-04-03 | International Business Machines Corporation | Method and apparatus for enabling access to global data by a plurality of codes in an integrated executable for a heterogeneous architecture |
US7243333B2 (en) * | 2002-10-24 | 2007-07-10 | International Business Machines Corporation | Method and apparatus for creating and executing integrated executables in a heterogeneous architecture |
US7222332B2 (en) * | 2002-10-24 | 2007-05-22 | International Business Machines Corporation | Method and apparatus for overlay management within an integrated executable for a heterogeneous architecture |
US7225431B2 (en) * | 2002-10-24 | 2007-05-29 | International Business Machines Corporation | Method and apparatus for setting breakpoints when debugging integrated executables in a heterogeneous architecture |
US7213123B2 (en) * | 2002-10-24 | 2007-05-01 | International Business Machines Corporation | Method and apparatus for mapping debugging information when debugging integrated executables in a heterogeneous architecture |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4044330A (en) * | 1976-03-30 | 1977-08-23 | Honeywell Information Systems, Inc. | Power strobing to achieve a tri state |
DE3243496A1 (de) * | 1982-11-24 | 1984-05-24 | Siemens AG, 1000 Berlin und 8000 München | Integrierte halbleiterschaltung mit einem dynamischen schreib-lese-speicher |
US4797850A (en) * | 1986-05-12 | 1989-01-10 | Advanced Micro Devices, Inc. | Dynamic random access memory controller with multiple independent control channels |
US4924441A (en) * | 1987-03-18 | 1990-05-08 | Hayes Microcomputer Products, Inc. | Method and apparatus for refreshing a dynamic memory |
US4792929A (en) * | 1987-03-23 | 1988-12-20 | Zenith Electronics Corporation | Data processing system with extended memory access |
US5173878A (en) * | 1987-11-25 | 1992-12-22 | Kabushiki Kaisha Toshiba | Semiconductor memory including address multiplexing circuitry for changing the order of supplying row and column addresses between read and write cycles |
US5034917A (en) * | 1988-05-26 | 1991-07-23 | Bland Patrick M | Computer system including a page mode memory with decreased access time and method of operation thereof |
JP3178859B2 (ja) * | 1991-06-05 | 2001-06-25 | 株式会社東芝 | ランダムアクセスメモリ装置およびそのパイプライン・ページモード制御方法 |
-
1993
- 1993-12-02 EP EP93309669A patent/EP0607668B1/de not_active Expired - Lifetime
- 1993-12-02 DE DE69323715T patent/DE69323715T2/de not_active Expired - Lifetime
-
1994
- 1994-01-14 JP JP6002333A patent/JPH06282983A/ja active Pending
-
1997
- 1997-01-09 US US08/782,561 patent/US5761137A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE69323715T2 (de) | 1999-10-21 |
EP0607668B1 (de) | 1999-03-03 |
EP0607668A1 (de) | 1994-07-27 |
JPH06282983A (ja) | 1994-10-07 |
US5761137A (en) | 1998-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69424610D1 (de) | Datenverarbeitungs-anlage und -verfahren | |
DE69523835T2 (de) | Videospeicher-Gerät und -Verfahren | |
DE69406426D1 (de) | Energie- und Datenverteilungssystem | |
FI962305A (fi) | Äänen parannusjärjestelmä ja -menetelmä | |
DE69326990D1 (de) | Kodierungssystem und -verfahren | |
DE69434364D1 (de) | Bildwiederauffindungsverfahren und -vorrichtung | |
FI963138A (fi) | Kuljetus- ja varastointijärjestelmä | |
DE69428759T2 (de) | Navigationssystem und -verfahren mit mehreren verfahrensarten | |
DE69430981D1 (de) | Speicherungssystem | |
IL110811A0 (en) | Electronic forms generation system and method | |
DE69324186T2 (de) | Datenverwaltungsverfahren und -gerät | |
DE69425179T2 (de) | Kodierungsvorrichtung und -verfahren | |
DE69407640D1 (de) | Gefriervorrichtung und -verfahren | |
BR9407089A (pt) | Moega e método | |
NO972744L (no) | Systemer og fremgangsmåte for bionedbrytning | |
FI962103A0 (fi) | Höyrystyslaite ja menetelmä | |
DE69415632D1 (de) | Filamentwickelverfahren und -vorrichtung | |
DE69323715D1 (de) | Elektronisches Speichersystem und -verfahren | |
DE69430226D1 (de) | Speicherverwaltungssystem und -verfahren | |
DE69412541D1 (de) | Navigationsvorrichtung und -Verfahren | |
DE69401969D1 (de) | Kommissionier-Verfahren und -Vorrichtung | |
DE69326968D1 (de) | Datenverteilungsverfahren und -gerät | |
NO972328D0 (no) | Lastlagrings- og tilbakeföringssystem og fremgangsmåte | |
DE69328601D1 (de) | Elektronisches Bildverarbeitungssystem und -methode | |
FI931051A0 (fi) | Kuvausmenetelmä |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |