DE60230309D1 - Vermittlungs-/netzwerkadapterport für geclusterte computer mit einer kette von mehrfach adaptiven prozessoren in einem dual-inline-speichermodulformat - Google Patents
Vermittlungs-/netzwerkadapterport für geclusterte computer mit einer kette von mehrfach adaptiven prozessoren in einem dual-inline-speichermodulformatInfo
- Publication number
- DE60230309D1 DE60230309D1 DE60230309T DE60230309T DE60230309D1 DE 60230309 D1 DE60230309 D1 DE 60230309D1 DE 60230309 T DE60230309 T DE 60230309T DE 60230309 T DE60230309 T DE 60230309T DE 60230309 D1 DE60230309 D1 DE 60230309D1
- Authority
- DE
- Germany
- Prior art keywords
- memory module
- computers
- network adapter
- adapter port
- interconnection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/932,330 US7373440B2 (en) | 1997-12-17 | 2001-08-17 | Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format |
PCT/US2002/014574 WO2003017118A1 (en) | 2001-08-17 | 2002-05-06 | Switch/network adapter port for clustered computers employing a chain of multiadaptive processors in a dual in-line memory module format |
Publications (1)
Publication Number | Publication Date |
---|---|
DE60230309D1 true DE60230309D1 (de) | 2009-01-22 |
Family
ID=25462158
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60230309T Expired - Fee Related DE60230309D1 (de) | 2001-08-17 | 2002-05-06 | Vermittlungs-/netzwerkadapterport für geclusterte computer mit einer kette von mehrfach adaptiven prozessoren in einem dual-inline-speichermodulformat |
Country Status (7)
Country | Link |
---|---|
US (2) | US7373440B2 (de) |
EP (1) | EP1442378B1 (de) |
JP (1) | JP4128956B2 (de) |
AT (1) | ATE417321T1 (de) |
CA (1) | CA2456179A1 (de) |
DE (1) | DE60230309D1 (de) |
WO (1) | WO2003017118A1 (de) |
Families Citing this family (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040236877A1 (en) * | 1997-12-17 | 2004-11-25 | Lee A. Burton | Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM) |
US7197575B2 (en) * | 1997-12-17 | 2007-03-27 | Src Computers, Inc. | Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers |
US7464295B2 (en) * | 2002-10-11 | 2008-12-09 | Broadcom Corporation | Software programmable verification tool having multiple built-in self-test (BIST) modules for testing and debugging multiple devices under test (DUT) |
US8108564B2 (en) * | 2003-10-30 | 2012-01-31 | International Business Machines Corporation | System and method for a configurable interface controller |
US7296129B2 (en) | 2004-07-30 | 2007-11-13 | International Business Machines Corporation | System, method and storage medium for providing a serialized memory interface with a bus repeater |
US7389375B2 (en) * | 2004-07-30 | 2008-06-17 | International Business Machines Corporation | System, method and storage medium for a multi-mode memory buffer device |
US7224595B2 (en) * | 2004-07-30 | 2007-05-29 | International Business Machines Corporation | 276-Pin buffered memory module with enhanced fault tolerance |
US7512762B2 (en) | 2004-10-29 | 2009-03-31 | International Business Machines Corporation | System, method and storage medium for a memory subsystem with positional read data latency |
US7331010B2 (en) | 2004-10-29 | 2008-02-12 | International Business Machines Corporation | System, method and storage medium for providing fault detection and correction in a memory subsystem |
US7305574B2 (en) * | 2004-10-29 | 2007-12-04 | International Business Machines Corporation | System, method and storage medium for bus calibration in a memory subsystem |
US20060095620A1 (en) * | 2004-10-29 | 2006-05-04 | International Business Machines Corporation | System, method and storage medium for merging bus data in a memory subsystem |
US7299313B2 (en) * | 2004-10-29 | 2007-11-20 | International Business Machines Corporation | System, method and storage medium for a memory subsystem command interface |
US7441060B2 (en) * | 2004-10-29 | 2008-10-21 | International Business Machines Corporation | System, method and storage medium for providing a service interface to a memory system |
US7478259B2 (en) | 2005-10-31 | 2009-01-13 | International Business Machines Corporation | System, method and storage medium for deriving clocks in a memory system |
US7685392B2 (en) | 2005-11-28 | 2010-03-23 | International Business Machines Corporation | Providing indeterminate read data latency in a memory system |
US8984256B2 (en) * | 2006-02-03 | 2015-03-17 | Russell Fish | Thread optimized multiprocessor architecture |
US7640386B2 (en) * | 2006-05-24 | 2009-12-29 | International Business Machines Corporation | Systems and methods for providing memory modules with multiple hub devices |
US7493439B2 (en) * | 2006-08-01 | 2009-02-17 | International Business Machines Corporation | Systems and methods for providing performance monitoring in a memory system |
US7669086B2 (en) * | 2006-08-02 | 2010-02-23 | International Business Machines Corporation | Systems and methods for providing collision detection in a memory system |
US7587559B2 (en) * | 2006-08-10 | 2009-09-08 | International Business Machines Corporation | Systems and methods for memory module power management |
US7870459B2 (en) | 2006-10-23 | 2011-01-11 | International Business Machines Corporation | High density high reliability memory module with power gating and a fault tolerant address and command bus |
US7721140B2 (en) * | 2007-01-02 | 2010-05-18 | International Business Machines Corporation | Systems and methods for improving serviceability of a memory system |
US7606988B2 (en) * | 2007-01-29 | 2009-10-20 | International Business Machines Corporation | Systems and methods for providing a dynamic memory bank page policy |
US7603526B2 (en) * | 2007-01-29 | 2009-10-13 | International Business Machines Corporation | Systems and methods for providing dynamic memory pre-fetch |
KR20080105390A (ko) * | 2007-05-30 | 2008-12-04 | 삼성전자주식회사 | 플래시 메모리에 사용되는 명령어들을 제어하는 방법 및장치 |
US9081901B2 (en) * | 2007-10-31 | 2015-07-14 | Raytheon Company | Means of control for reconfigurable computers |
US20090119114A1 (en) * | 2007-11-02 | 2009-05-07 | David Alaniz | Systems and Methods for Enabling Customer Service |
US7886103B2 (en) * | 2008-09-08 | 2011-02-08 | Cisco Technology, Inc. | Input-output module, processing platform and method for extending a memory interface for input-output operations |
EP2366144B1 (de) * | 2008-10-15 | 2015-09-30 | Hyperion Core, Inc. | Sequentieller prozessor mit einem alu-array |
JP2013512511A (ja) * | 2009-11-25 | 2013-04-11 | ハワード ユニバーシティ | 複数メモリ特定用途向けデジタル信号プロセッサ |
JP5555116B2 (ja) * | 2010-09-29 | 2014-07-23 | キヤノン株式会社 | 情報処理装置、及び、プロセッサ間通信制御方法 |
US20120117318A1 (en) | 2010-11-05 | 2012-05-10 | Src Computers, Inc. | Heterogeneous computing system comprising a switch/network adapter port interface utilizing load-reduced dual in-line memory modules (lr-dimms) incorporating isolation memory buffers |
US20120179883A1 (en) * | 2011-01-12 | 2012-07-12 | Broadcom Corpotation | System and method for dynamically adjusting memory performance |
CN102141971B (zh) * | 2011-01-13 | 2012-10-17 | 哈尔滨工业大学 | 具有大容量存储功能的1553b硬件定时通讯模块 |
US20130157639A1 (en) | 2011-12-16 | 2013-06-20 | SRC Computers, LLC | Mobile electronic devices utilizing reconfigurable processing techniques to enable higher speed applications with lowered power consumption |
US9530483B2 (en) | 2014-05-27 | 2016-12-27 | Src Labs, Llc | System and method for retaining dram data when reprogramming reconfigurable devices with DRAM memory controllers incorporating a data maintenance block colocated with a memory module or subsystem |
US9153311B1 (en) | 2014-05-27 | 2015-10-06 | SRC Computers, LLC | System and method for retaining DRAM data when reprogramming reconfigurable devices with DRAM memory controllers |
Family Cites Families (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59206972A (ja) | 1983-05-10 | 1984-11-22 | Toshiba Corp | 共有メモリ |
US4763294A (en) * | 1985-12-19 | 1988-08-09 | Wang Laboratories, Inc. | Method and apparatus for floating point operations |
US4783730A (en) * | 1986-09-19 | 1988-11-08 | Datapoint Corporation | Input/output control technique utilizing multilevel memory structure for processor and I/O communication |
JPH0821087B2 (ja) | 1986-09-30 | 1996-03-04 | 日本電信電話株式会社 | 3次元陰影画像生成処理方法 |
EP0360527B1 (de) * | 1988-09-19 | 1995-01-04 | Fujitsu Limited | Paralleles Rechnersystem mit Verwendung eines SIMD-Verfahrens |
US4972457A (en) * | 1989-01-19 | 1990-11-20 | Spectrum Information Technologies, Inc. | Portable hybrid communication system and methods |
DE69124946T2 (de) * | 1990-11-30 | 1997-09-18 | Ibm | Bidirektionaler FIFO-Puffer zur Schnittstellenbildung zwischen zwei Bussen |
US5265218A (en) * | 1992-05-19 | 1993-11-23 | Sun Microsystems, Inc. | Bus architecture for integrated data and video memory |
US5802290A (en) * | 1992-07-29 | 1998-09-01 | Virtual Computer Corporation | Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed |
US5857109A (en) * | 1992-11-05 | 1999-01-05 | Giga Operations Corporation | Programmable logic device for real time video processing |
US5509134A (en) * | 1993-06-30 | 1996-04-16 | Intel Corporation | Method and apparatus for execution of operations in a flash memory array |
US6038431A (en) * | 1994-03-14 | 2000-03-14 | Matsushita Electric Industrial Co., Ltd | Card-type electronic device for adding a data communication function to an apparatus without hardware modification of the apparatus |
US6052773A (en) * | 1995-02-10 | 2000-04-18 | Massachusetts Institute Of Technology | DPGA-coupled microprocessors |
US5570040A (en) * | 1995-03-22 | 1996-10-29 | Altera Corporation | Programmable logic array integrated circuit incorporating a first-in first-out memory |
KR100485054B1 (ko) * | 1995-06-06 | 2005-10-21 | 옵토바이오닉스 코포레이션 | 망막임플랜트 |
US5673204A (en) * | 1995-07-06 | 1997-09-30 | Sun Microsystems, Inc. | Loopback video preview for a computer display |
US6148356A (en) * | 1995-12-27 | 2000-11-14 | Intel Corporation | Scalable computer system |
US5889959A (en) * | 1996-01-05 | 1999-03-30 | Unisys Corporation | Fast write initialization method and system for loading channel adapter microcode |
US5903771A (en) * | 1996-01-16 | 1999-05-11 | Alacron, Inc. | Scalable multi-processor architecture for SIMD and MIMD operations |
US5737766A (en) * | 1996-02-14 | 1998-04-07 | Hewlett Packard Company | Programmable gate array configuration memory which allows sharing with user memory |
US6047343A (en) * | 1996-06-05 | 2000-04-04 | Compaq Computer Corporation | Method and apparatus for detecting insertion and removal of a memory module using standard connectors |
US5892962A (en) * | 1996-11-12 | 1999-04-06 | Lucent Technologies Inc. | FPGA-based processor |
US5911778A (en) * | 1996-12-31 | 1999-06-15 | Sun Microsystems, Inc. | Processing system security |
US5915104A (en) * | 1997-01-09 | 1999-06-22 | Silicon Graphics, Inc. | High bandwidth PCI to packet switched router bridge having minimized memory latency |
US5923682A (en) * | 1997-01-29 | 1999-07-13 | Micron Technology, Inc. | Error correction chip for memory applications |
US5953502A (en) * | 1997-02-13 | 1999-09-14 | Helbig, Sr.; Walter A | Method and apparatus for enhancing computer system security |
US6094532A (en) * | 1997-03-25 | 2000-07-25 | Sun Microsystems, Inc. | Multiprocessor distributed memory system and board and methods therefor |
US6202111B1 (en) * | 1997-05-13 | 2001-03-13 | Micron Electronics, Inc. | Method for the hot add of a network adapter on a system including a statically loaded adapter driver |
JPH1115773A (ja) * | 1997-06-24 | 1999-01-22 | Matsushita Electron Corp | 半導体集積回路、コンピュータシステム、データ処理装置及びデータ処理方法 |
US5966534A (en) * | 1997-06-27 | 1999-10-12 | Cooke; Laurence H. | Method for compiling high level programming languages into an integrated processor with reconfigurable logic |
US6026478A (en) * | 1997-08-01 | 2000-02-15 | Micron Technology, Inc. | Split embedded DRAM processor |
US5978862A (en) * | 1997-08-08 | 1999-11-02 | Toshiba America Information Systems, Inc. | PCMCIA card dynamically configured in first mode to program FPGA controlling application specific circuit and in second mode to operate as an I/O device |
US6633945B1 (en) * | 1997-12-07 | 2003-10-14 | Conexant Systems, Inc. | Fully connected cache coherent multiprocessing systems |
US6076152A (en) * | 1997-12-17 | 2000-06-13 | Src Computers, Inc. | Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem |
US6052134A (en) * | 1997-12-22 | 2000-04-18 | Compaq Computer Corp. | Memory controller and method for dynamic page management |
US6480927B1 (en) * | 1997-12-31 | 2002-11-12 | Unisys Corporation | High-performance modular memory system with crossbar connections |
US6108730A (en) * | 1998-02-27 | 2000-08-22 | International Business Machines Corporation | Memory card adapter insertable into a motherboard memory card socket comprising a memory card receiving socket having the same configuration as the motherboard memory card socket |
US6192439B1 (en) * | 1998-08-11 | 2001-02-20 | Hewlett-Packard Company | PCI-compliant interrupt steering architecture |
JP3748723B2 (ja) * | 1998-11-24 | 2006-02-22 | 富士通株式会社 | 共通化パッケージ |
US6326973B1 (en) * | 1998-12-07 | 2001-12-04 | Compaq Computer Corporation | Method and system for allocating AGP/GART memory from the local AGP memory controller in a highly parallel system architecture (HPSA) |
WO2000041182A1 (en) * | 1998-12-30 | 2000-07-13 | Intel Corporation | Memory array organization |
WO2000049496A1 (en) * | 1999-02-15 | 2000-08-24 | Koninklijke Philips Electronics N.V. | Data processor with a configurable functional unit and method using such a data processor |
US6295571B1 (en) * | 1999-03-19 | 2001-09-25 | Times N Systems, Inc. | Shared memory apparatus and method for multiprocessor systems |
US6581157B1 (en) * | 1999-04-26 | 2003-06-17 | 3Com Corporation | System and method for detecting and updating non-volatile memory on an electronic adapter board installed in a computing system |
US6446192B1 (en) * | 1999-06-04 | 2002-09-03 | Embrace Networks, Inc. | Remote monitoring and control of equipment over computer networks using a single web interfacing chip |
US6577621B1 (en) * | 1999-06-22 | 2003-06-10 | Ericsson Inc. | System and method for providing high-speed local telecommunications access |
GB2352548B (en) * | 1999-07-26 | 2001-06-06 | Sun Microsystems Inc | Method and apparatus for executing standard functions in a computer system |
US20030068920A1 (en) * | 1999-12-14 | 2003-04-10 | Che-Yu Li | High density, high frequency memory chip modules having thermal management structures |
US6452700B1 (en) * | 2001-01-11 | 2002-09-17 | R&Dm Foundation | Computer backplane employing free space optical interconnect |
AU2003248867A1 (en) * | 2002-07-08 | 2004-01-23 | Globespanvirata Incorporated | System and method for packet transmission from fragmented buffer |
-
2001
- 2001-08-17 US US09/932,330 patent/US7373440B2/en not_active Expired - Fee Related
-
2002
- 2002-05-06 WO PCT/US2002/014574 patent/WO2003017118A1/en active Application Filing
- 2002-05-06 JP JP2003521956A patent/JP4128956B2/ja not_active Expired - Fee Related
- 2002-05-06 DE DE60230309T patent/DE60230309D1/de not_active Expired - Fee Related
- 2002-05-06 EP EP02794847A patent/EP1442378B1/de not_active Expired - Lifetime
- 2002-05-06 AT AT02794847T patent/ATE417321T1/de not_active IP Right Cessation
- 2002-05-06 CA CA002456179A patent/CA2456179A1/en not_active Abandoned
-
2004
- 2004-11-23 US US10/996,016 patent/US7421524B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US7421524B2 (en) | 2008-09-02 |
WO2003017118A1 (en) | 2003-02-27 |
EP1442378A4 (de) | 2006-05-24 |
ATE417321T1 (de) | 2008-12-15 |
EP1442378B1 (de) | 2008-12-10 |
US20020019926A1 (en) | 2002-02-14 |
US20050091434A1 (en) | 2005-04-28 |
JP2005500621A (ja) | 2005-01-06 |
JP4128956B2 (ja) | 2008-07-30 |
CA2456179A1 (en) | 2003-02-27 |
EP1442378A1 (de) | 2004-08-04 |
US7373440B2 (en) | 2008-05-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60230309D1 (de) | Vermittlungs-/netzwerkadapterport für geclusterte computer mit einer kette von mehrfach adaptiven prozessoren in einem dual-inline-speichermodulformat | |
US7293125B2 (en) | Dynamic reconfiguration of PCI express links | |
US7565461B2 (en) | Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers | |
US20050270298A1 (en) | Daughter card approach to employing multiple graphics cards within a system | |
ATE410735T1 (de) | Mehrprozessorsystem und -verfahren mit mehreren speicher-hub-modulen | |
AU2003286693A1 (en) | Memory controller with adaptive processor interface port | |
AU2003222411A8 (en) | Access to a wide memory | |
WO2004064413A3 (en) | Switch/network adapter port coupling a reconfigurable processing element for microprocessors with interleaved memory controllers | |
CN202383569U (zh) | 一种具有多功能、可扩展的pcie接口装置的主板 | |
US20160110136A1 (en) | ISOLATED SHARED MEMORY ARCHITECTURE (iSMA) | |
TW594489B (en) | Apparatus and method for monitoring computer system resources | |
US20040196062A1 (en) | Method and apparatus for zero stub serial termination capacitor or resistor mounting option in an information handling system | |
TW200723301A (en) | Semiconductor memory card | |
ATE430961T1 (de) | Verfahren und vorrichtung zur transaktionsarbitrierung zwischen rechnersystembereichen | |
CN202771310U (zh) | 一种基于sr5690的双路主板 | |
CN202771309U (zh) | 一种基于sr5690的主板 | |
JP2008171291A (ja) | 高速シリアルインタフェース対応の配線方式 | |
NO995774D0 (no) | Distribuert elektronisk databehandling | |
CN2518142Y (zh) | 具有周边装置连接界面主通道扩充槽的电脑背板 | |
KR19990031838U (ko) | 피씨이아이 브리지 보드를 갖는 컴퓨터 | |
WO2019236057A1 (en) | Route demultiplexed signal pairs | |
Brown | PC/104-ISA to PCI | |
AU2002356010A1 (en) | Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format | |
JP2005202867A (ja) | 演算装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |