DE60028322D1 - Fehlerkorrekturkodierung mit Parität auf nicht gespeichertem Teil der Redundanz - Google Patents
Fehlerkorrekturkodierung mit Parität auf nicht gespeichertem Teil der RedundanzInfo
- Publication number
- DE60028322D1 DE60028322D1 DE60028322T DE60028322T DE60028322D1 DE 60028322 D1 DE60028322 D1 DE 60028322D1 DE 60028322 T DE60028322 T DE 60028322T DE 60028322 T DE60028322 T DE 60028322T DE 60028322 D1 DE60028322 D1 DE 60028322D1
- Authority
- DE
- Germany
- Prior art keywords
- parity
- redundancy
- error correction
- correction coding
- unsaved
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/35—Unequal or adaptive error protection, e.g. by providing a different level of protection according to significance of source information or by adapting the coding according to the change of transmission channel characteristics
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/429,065 US6606727B1 (en) | 1999-10-29 | 1999-10-29 | System and method for providing error correction coding with selectively variable redundancy |
Publications (1)
Publication Number | Publication Date |
---|---|
DE60028322D1 true DE60028322D1 (de) | 2006-07-06 |
Family
ID=23701643
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60028322T Expired - Lifetime DE60028322D1 (de) | 1999-10-29 | 2000-10-26 | Fehlerkorrekturkodierung mit Parität auf nicht gespeichertem Teil der Redundanz |
Country Status (4)
Country | Link |
---|---|
US (1) | US6606727B1 (de) |
EP (1) | EP1100207B1 (de) |
JP (1) | JP2001211086A (de) |
DE (1) | DE60028322D1 (de) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6981197B2 (en) * | 2001-01-23 | 2005-12-27 | Seagate Technology Llc | Enhanced interleave type error correction method and apparatus |
US20030101406A1 (en) * | 2001-10-12 | 2003-05-29 | Leilei Song | Low complexity and low power FEC supporting high speed parallel decoding of syndrome-based FEC codes |
US6791679B2 (en) * | 2003-02-04 | 2004-09-14 | Timbre Technologies, Inc. | Adaptive correlation of pattern resist structures using optical metrology |
IL157885A0 (en) | 2003-09-11 | 2004-03-28 | Bamboo Mediacasting Ltd | Iterative forward error correction |
US7171591B2 (en) * | 2003-12-23 | 2007-01-30 | International Business Machines Corporation | Method and apparatus for encoding special uncorrectable errors in an error correction code |
US7426678B1 (en) | 2004-07-20 | 2008-09-16 | Xilinx, Inc. | Error checking parity and syndrome of a block of data with relocated parity bits |
US7681105B1 (en) | 2004-08-09 | 2010-03-16 | Bakbone Software, Inc. | Method for lock-free clustered erasure coding and recovery of data across a plurality of data stores in a network |
US7681104B1 (en) * | 2004-08-09 | 2010-03-16 | Bakbone Software, Inc. | Method for erasure coding data across a plurality of data stores in a network |
US7397398B2 (en) * | 2006-05-09 | 2008-07-08 | Seagate Technology Llc | Modulation bit added to worst case codeword |
US8171370B2 (en) | 2006-11-14 | 2012-05-01 | Futurewei Technologies, Inc. | Method and apparatus for applying forward error correction in 66b systems |
WO2009036486A1 (en) * | 2007-09-21 | 2009-03-26 | Silverbrook Research Pty Ltd | Coding pattern comprising direction codes |
US8234551B2 (en) * | 2007-11-02 | 2012-07-31 | Broadcom Corporation | Single CRC polynomial for both turbo code block CRC and transport block CRC |
US20110185252A1 (en) * | 2010-01-27 | 2011-07-28 | Silverbrook Research Pty Ltd | Coding pattern comprising multi-ppm data symbols with different layouts |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4849976A (en) * | 1987-08-03 | 1989-07-18 | Scs Telecom, Inc. | PASM and TASM forward error correction and detection code method and apparatus |
US5392299A (en) * | 1992-01-15 | 1995-02-21 | E-Systems, Inc. | Triple orthogonally interleaed error correction system |
US5285455A (en) * | 1992-02-03 | 1994-02-08 | Lsi Logic Corporation | Serial data encoder |
US5872798A (en) * | 1994-02-16 | 1999-02-16 | U.S. Philips Corporation | Error correctable data transmission method and device based on semi-cyclic codes |
US5838696A (en) * | 1994-02-16 | 1998-11-17 | U.S. Philips Corporation | Record carrier and devices for reading and recording such a record carrier |
US5778011A (en) * | 1995-06-07 | 1998-07-07 | International Business Machines Corporation | Method and apparatus for writing and protecting against random and cluster errors in image blocks |
US5719884A (en) * | 1995-07-27 | 1998-02-17 | Hewlett-Packard Company | Error correction method and apparatus based on two-dimensional code array with reduced redundancy |
US5838267A (en) * | 1996-10-09 | 1998-11-17 | Ericsson, Inc. | Method and apparatus for encoding and decoding digital information |
US6041431A (en) * | 1997-09-19 | 2000-03-21 | Adapter, Inc. | Method and apparatus for performing error correction code operations |
US6378105B1 (en) * | 1999-05-24 | 2002-04-23 | Oak Technology, Inc. | Reed-Solomon multiplication method |
-
1999
- 1999-10-29 US US09/429,065 patent/US6606727B1/en not_active Expired - Lifetime
-
2000
- 2000-10-26 DE DE60028322T patent/DE60028322D1/de not_active Expired - Lifetime
- 2000-10-26 EP EP00309422A patent/EP1100207B1/de not_active Expired - Lifetime
- 2000-10-30 JP JP2000329735A patent/JP2001211086A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
EP1100207A3 (de) | 2004-09-01 |
US6606727B1 (en) | 2003-08-12 |
EP1100207A2 (de) | 2001-05-16 |
JP2001211086A (ja) | 2001-08-03 |
EP1100207B1 (de) | 2006-05-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60028322D1 (de) | Fehlerkorrekturkodierung mit Parität auf nicht gespeichertem Teil der Redundanz | |
DE69721028D1 (de) | Fehlerkorrektur mit zwei blockcodes | |
DE69323689T2 (de) | Schaltung mit Reed-Solomon Fehlerkorrektur und CRC Fehlererkennung | |
DE69905615D1 (de) | Gegen weiche fehler widerstandsfähige schaltung | |
DE69229753T2 (de) | Sofortige Fehlerkorrektur mit eingebettetem digitalen Steuerungsgerät | |
DE60325247D1 (de) | Raum-zeit-kode mit inkrementaler redundanz | |
DE60042439D1 (de) | Informationsübertragung mit Fehlerverbesserungskode und effektives Zeitinformation | |
DE69431981T2 (de) | Fehlerkorrektursysteme mit veränderter Viterbidekodierung | |
DE60330753D1 (de) | Verbesserte inkrementelle redundanz auf turbocodebasis | |
DE3852474D1 (de) | Nachschlagetabellen verwendende Fehlerkorrektur. | |
DE3852423T2 (de) | Kodierverfahren und Kodierer mit Reed-Solomon Fehlerkorrekturcode. | |
DE69320533D1 (de) | Tafel mit integrierter Anzeige mit Koordinatenfehlerkorrektur | |
DE69215743D1 (de) | Fehlerkorrekturkodierungsverfahren mit mindestens zwei parallellen, systematischen Faltungsenkodern, iterativem Dekodierungsverfahren, Dekodierungsmodul und Dekoder dafür | |
DE3689819T2 (de) | Fehler-Korrektur-Koder/Dekoder. | |
DE69128347T2 (de) | Vorwärts fehlerkorrekturkodesystem | |
DE59801315D1 (de) | Lenkwinkelsensorsystem mit erhöhter redundanz | |
DE69721406D1 (de) | Fehlerkorrekturssystem in Datenrastern mit horizontalen und vertikalen Paritätskoden | |
DE60013013D1 (de) | Regelsystem mit redundanten Pumpen | |
DE69128686D1 (de) | Fehlerkorrekturkoder und Dekoder | |
NO952062L (no) | Dekoder med feilkorreksjon | |
DE60215687D1 (de) | Fehlerkorrektion von multibit-baueinheiten mit unbeschränkter erkennung von doppelfehlern | |
DE69909969D1 (de) | Unflüchtiger Speicher mit Zeilenredundanz | |
DE69214705T2 (de) | Fehlerkorrektursystem | |
DE69907088D1 (de) | Fehlerkorrektur in einem ROM mittels Redundanz | |
DE1130865T1 (de) | Addierschaltung mit scheinfehlern |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8332 | No legal effect for de |