DE59508829D1 - Verfahren zum Herstellen von Strukturierungen - Google Patents

Verfahren zum Herstellen von Strukturierungen

Info

Publication number
DE59508829D1
DE59508829D1 DE59508829T DE59508829T DE59508829D1 DE 59508829 D1 DE59508829 D1 DE 59508829D1 DE 59508829 T DE59508829 T DE 59508829T DE 59508829 T DE59508829 T DE 59508829T DE 59508829 D1 DE59508829 D1 DE 59508829D1
Authority
DE
Germany
Prior art keywords
openings
intermediate product
etched
projecting edges
circuit boards
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE59508829T
Other languages
English (en)
Inventor
Walter Schmidt
Marco Martinelli
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dyconex Patente AG
Original Assignee
Dyconex Patente AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dyconex Patente AG filed Critical Dyconex Patente AG
Application granted granted Critical
Publication of DE59508829D1 publication Critical patent/DE59508829D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0017—Etching of the substrate by chemical or physical means
    • H05K3/0041—Etching of the substrate by chemical or physical means by plasma etching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/421—Blind plated via connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0335—Layered conductors or foils
    • H05K2201/0355—Metal foils
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09509—Blind vias, i.e. vias having one side closed
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0346—Deburring, rounding, bevelling or smoothing conductor edges
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0353—Making conductive layer thin, e.g. by etching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05—Patterning and lithography; Masks; Details of resist
    • H05K2203/0548—Masks
    • H05K2203/0554—Metal used as mask for etching vias, e.g. by laser ablation
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1184—Underetching, e.g. etching of substrate under conductors or etching of conductor under dielectrics; Means for allowing or controlling underetching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0017—Etching of the substrate by chemical or physical means
    • H05K3/002—Etching of the substrate by chemical or physical means by liquid chemical etching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0055—After-treatment, e.g. cleaning or desmearing of holes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
    • H05K3/427—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in metal-clad substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4673—Application methods or materials of intermediate insulating layers not specially adapted to any one of the previous methods of adding a circuit layer
    • H05K3/4676—Single layer compositions

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Processing And Handling Of Plastics And Other Materials For Molding In General (AREA)
  • Silicon Polymers (AREA)
  • Materials For Medical Uses (AREA)
DE59508829T 1994-02-21 1995-02-08 Verfahren zum Herstellen von Strukturierungen Expired - Lifetime DE59508829D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CH50594 1994-02-21

Publications (1)

Publication Number Publication Date
DE59508829D1 true DE59508829D1 (de) 2000-12-14

Family

ID=4188544

Family Applications (1)

Application Number Title Priority Date Filing Date
DE59508829T Expired - Lifetime DE59508829D1 (de) 1994-02-21 1995-02-08 Verfahren zum Herstellen von Strukturierungen

Country Status (6)

Country Link
US (1) US5639389A (de)
EP (1) EP0668712B1 (de)
JP (1) JP3779745B2 (de)
AT (1) ATE197525T1 (de)
CA (2) CA2137861A1 (de)
DE (1) DE59508829D1 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0916237B1 (de) 1996-07-31 2001-01-17 Dyconex Patente Verfahren zur herstellung von verbindungsleitern
WO1999005721A1 (de) * 1997-07-24 1999-02-04 Dyconex Patente Ag Halbleiterchippackungen und verfahren zu deren herstellung
US6391786B1 (en) 1997-12-31 2002-05-21 Lam Research Corporation Etching process for organic anti-reflective coating
US6280641B1 (en) 1998-06-02 2001-08-28 Mitsubishi Gas Chemical Company, Inc. Printed wiring board having highly reliably via hole and process for forming via hole
US6099745A (en) * 1998-06-05 2000-08-08 Parlex Corporation Rigid/flex printed circuit board and manufacturing method therefor
JP2000031640A (ja) * 1998-07-08 2000-01-28 Ibiden Co Ltd プリント配線板及びその製造方法
US6228246B1 (en) 1999-07-01 2001-05-08 International Business Machines Corporation Removal of metal skin from a copper-Invar-copper laminate
KR100616302B1 (ko) * 2000-07-11 2006-08-28 엘지전자 주식회사 인쇄회로기판의 제조방법
KR100572880B1 (ko) * 2000-07-14 2006-04-24 엘지전자 주식회사 플라즈마를 이용한 기판의 홀가공방법
TWI312166B (en) * 2001-09-28 2009-07-11 Toppan Printing Co Ltd Multi-layer circuit board, integrated circuit package, and manufacturing method for multi-layer circuit board
KR20030033633A (ko) * 2001-10-24 2003-05-01 울트라테라 코포레이션 인쇄 회로 기판에 미세 구멍을 형성하는 방법
US7186947B2 (en) * 2003-03-31 2007-03-06 Hypertherm, Inc. Process monitor for laser and plasma materials processing of materials
US7834273B2 (en) * 2005-07-07 2010-11-16 Ibiden Co., Ltd. Multilayer printed wiring board
US7759582B2 (en) * 2005-07-07 2010-07-20 Ibiden Co., Ltd. Multilayer printed wiring board
US7462939B2 (en) * 2005-10-20 2008-12-09 Honeywell International Inc. Interposer for compliant interfacial coupling
US7476570B2 (en) 2006-05-02 2009-01-13 Honeywell International Inc. System and method of attaching an integrated circuit assembly to a printed wiring board
US7923645B1 (en) * 2007-06-20 2011-04-12 Amkor Technology, Inc. Metal etch stop fabrication method and structure
CN101511151B (zh) * 2009-03-02 2011-03-23 汕头超声印制板公司 Pcb的盲孔加工方法
WO2014046133A1 (ja) * 2012-09-18 2014-03-27 京セラ株式会社 電子部品収納用パッケージおよび電子装置
CN110783727A (zh) * 2018-11-09 2020-02-11 广州方邦电子股份有限公司 一种连接器及制作方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3276106A (en) * 1963-07-01 1966-10-04 North American Aviation Inc Preparation of multilayer boards for electrical connections between layers
US3471631A (en) * 1968-04-03 1969-10-07 Us Air Force Fabrication of microminiature multilayer circuit boards
US4118523A (en) * 1975-10-22 1978-10-03 International Computers Limited Production of semiconductor devices
US4174261A (en) * 1976-07-16 1979-11-13 Pellegrino Peter P Apparatus for electroplating, deplating or etching
GB2137808A (en) * 1983-04-06 1984-10-10 Plessey Co Plc Integrated circuit processing method
US4517050A (en) * 1983-12-05 1985-05-14 E. I. Du Pont De Nemours And Company Process for forming conductive through-holes through a dielectric layer
US4472238A (en) * 1983-12-05 1984-09-18 E. I. Du Pont De Nemours And Company Process using plasma for forming conductive through-holes through a dielectric layer
JPS62221119A (ja) * 1986-03-24 1987-09-29 Hitachi Ltd 透孔形成方法
US4720322A (en) * 1987-04-13 1988-01-19 Texas Instruments Incorporated Plasma etching of blind vias in printed wiring board dielectric
JPH0682926B2 (ja) * 1988-04-22 1994-10-19 日本電気株式会社 多層配線基板の製造方法
CA2114954A1 (en) * 1992-06-15 1993-12-23 Walter Schmidt Process for producing printed circuit boards using a semi-finished product with extremely dense wiring for signal conduction
ATE135521T1 (de) * 1992-06-15 1996-03-15 Heinze Dyconex Patente Verfahren zur herstellung von substraten mit durchführungen
JPH06314869A (ja) * 1993-04-30 1994-11-08 Eastern:Kk プリント配線板のスルーホール形成方法

Also Published As

Publication number Publication date
ATE197525T1 (de) 2000-11-11
EP0668712A1 (de) 1995-08-23
CA2142542A1 (en) 1995-08-22
JPH07273448A (ja) 1995-10-20
JP3779745B2 (ja) 2006-05-31
EP0668712B1 (de) 2000-11-08
CA2137861A1 (en) 1995-08-22
US5639389A (en) 1997-06-17

Similar Documents

Publication Publication Date Title
DE59508829D1 (de) Verfahren zum Herstellen von Strukturierungen
JPS5335163A (en) Method of producing printed circuit board substrate having through hole from metallic material
DE3581027D1 (de) Verfahren zur herstellung von durchkontaktierten flexiblen leiterplatten fuer hohe biegebeanspruchung.
EP0342669A3 (de) Verfahren zur Herstellung eines mit einer dünnen Kupferfolie kaschierten Substrats für Schaltungsplatten
DE3587279D1 (de) Ultraduenne chemisch widerstandsfaehige markierung und verfahren zur herstellung einer solchen.
TW200501852A (en) Method for producing wired circuit board
DE3482546D1 (de) Plasmaverfahren zur herstellung leitfaehiger durchgehender loecher durch eine dielektrische schicht.
ATE385398T1 (de) Verfahren zur herstellung von starren und flexiblen schaltungen
DE59301849D1 (de) Verfahren zur Herstellung von Substraten mit Durchführungen
DE69529547T2 (de) Bilderzeugungsgerät und Verfahren zur Herstellung
SE9700307D0 (sv) Nytt förfarande och alster framställda medelst detta förfarande
WO2002054122A3 (en) Layered circuit boards and methods of production thereof
ES2003544A6 (es) Un metodo para formar al menos un agujero de tamano predeterminado en un sustrato de poliimida
JPS5794641A (en) Manufacture of electric heater
DE69320498D1 (de) Verfahren zur Herstellung von Dünnfilm-Leiterplatten
CA2022400A1 (en) Method for improving insulation resistance of printed circuits
IE801669L (en) Manufacture of printed circuits
ES2170708A1 (es) Procedimiento para incrementar la rigidez dielectrica y resistencia de aislamiento entre pistas de placas de circuito impreso.
KR970073240A (ko) 절연도료, 이 도료의 도포막을 갖는 프린트 배선기판, 이 도료를 사용하는 절연성 저하예방법 및 절연성 회복법(Insulating coating material, a printed circuit board having a coating film of the same coating material, and a method of prevention a fall of the insulation and a method of recovery a insulation using of the same coating material)
JPS6477143A (en) Formation of copper thin film wiring
JPS6448492A (en) Manufacture of flexible printed wiring board
KR960019487A (ko) 미세패턴 형성방법
KR930015987A (ko) 인쇄회로 기판의 아마츄어 코일의 도체층 형성방법
DE50201270D1 (de) Niederohmiger elektrischer Widerstand und Verfahren zur Herstellung solcher Widerstände
JPS6484224A (en) Electrode forming method

Legal Events

Date Code Title Description
8364 No opposition during term of opposition