DE4031733A1 - MULTIPLE LAYER HYBRID WITH POWER COMPONENTS - Google Patents

MULTIPLE LAYER HYBRID WITH POWER COMPONENTS

Info

Publication number
DE4031733A1
DE4031733A1 DE19904031733 DE4031733A DE4031733A1 DE 4031733 A1 DE4031733 A1 DE 4031733A1 DE 19904031733 DE19904031733 DE 19904031733 DE 4031733 A DE4031733 A DE 4031733A DE 4031733 A1 DE4031733 A1 DE 4031733A1
Authority
DE
Germany
Prior art keywords
hybrid
power components
layer hybrid
layer
base plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19904031733
Other languages
German (de)
Inventor
Walter Dipl I Roethlingshoefer
Ulrich Dr Goebel
Peter Dr Tauber
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Robert Bosch GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch GmbH filed Critical Robert Bosch GmbH
Priority to DE19904031733 priority Critical patent/DE4031733A1/en
Priority to PCT/DE1991/000736 priority patent/WO1992006496A1/en
Publication of DE4031733A1 publication Critical patent/DE4031733A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/183Components mounted in and supported by recessed areas of the printed circuit board
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0058Laminating printed circuit boards onto other substrates, e.g. metallic substrates

Abstract

Proposed is a multi-film hybrid circuit (1) with a high packing density and which is designed to have very good heat-dissipation characteristics with semiconductor power components (9 and 10). In this hybrid circuit (1), power ICs (10) are fitted in recesses in the rear of the hybrid in such a way that the hybrid can be bonded over the whole of its surface. The surface contact between the power components (10) and the substrate (2) gives excellent heat-dissipation characteristics which can be even further enhanced by connecting the semiconductor power components (10) to the substrate (2) by means of a thermally conducting paste, while the rest of the hybrid surface is bonded to the substrate.

Description

Stand der TechnikState of the art

Die Erfindung geht aus von einem Mehrlagenhybrid nach der Gattung des Hauptanspruchs. Es sind bereits Mehrlagenhybride mit Leistungs­ bauelementen speziell IC′s bekannt, wie sie von der Firma IBM her­ gestellt werden. Hier werden die Leistungs-IC′s auf der Oberseite des Hybrids aufmontiert und die Wärme z. T. über aufwendige Kon­ struktionen mittels Kühlblech, Kühlkörper oder Kühlfeder abgeleitet. Eine andere Variante der Wärmeableitung ist über metallgeführte Wege (stacked vias) auf die Grundplatte üblich. Das hat jedoch den Nach­ teil, daß die Hybridschichten an den stacked vias unterbrochen sind und bei einer großen Anzahl Leistungs-IC′s entsprechend weniger Kontaktierungsfläche zur Verfügung steht. Außerdem können Hybride auf diese Art nur einseitig bestückt werden.The invention is based on a multi-layer hybrid of the type of the main claim. They are already multi-layer hybrids with high performance Components specifically known IC's, such as those from the company IBM be put. Here the power IC's are on the top of the hybrid mounted and the heat z. T. about elaborate Kon structures derived using a heat sink, heat sink or cooling spring. Another variant of heat dissipation is via metal-guided paths (stacked vias) usual on the base plate. However, that has the aftermath partly that the hybrid layers on the stacked vias are interrupted and correspondingly less with a large number of power ICs Contact area is available. They can also be hybrids can only be loaded on one side in this way.

Vorteile der ErfindungAdvantages of the invention

Die erfindungsgemäße Lösung mit den kennzeichnenden Merkmalen des Hauptanspruchs hat gegenüber dem Bekannten den Vorteil, daß die Leistungs-IC′s ihre Wärme direkt an die Grundplatte abgeben können. Durch die in den Unteransprüchen aufgeführten Maßnahmen sind vorteilhafte Weiterbildungen und Verbesserungen des im Hauptanspruch angegebenen Mehrlagenhybrids möglich. Besonders vorteilhaft ist, daß durch das Aufmontieren von Leistungs-IC′s sowohl auf die Oberseite als auch auf die Unterseite des Hybrids eine zweiseitige Bestückung möglich ist, was zu einer wesentlichen Volumenverkleinerung führt.The solution according to the invention with the characterizing features of Main claim has the advantage over the known that the Power IC's can give their heat directly to the base plate. By the measures listed in the subclaims  advantageous developments and improvements in the main claim specified multi-layer hybrids possible. It is particularly advantageous that by mounting power IC's on both the top as well as a two-sided assembly on the underside of the hybrid is possible, which leads to a substantial reduction in volume.

Zeichnungdrawing

Ausführungsbeispiele der Erfindung sind in der Zeichnung dargestellt und in der nachfolgenden Beschreibung näher erläutert. Es zeigtEmbodiments of the invention are shown in the drawing and explained in more detail in the following description. It shows

Fig. 1 einen Mehrlagenhybrid mit mehreren Leistungs-IC′s, und einer Grundplatte, Fig. 2 einen Mehrlagenhybrid mit wärmeleitender Metallzwischenplatte, Fig. 3 die Draufsicht auf die wärmeleitende Metallzwischenplatte und Fig. 4 einen Mehrlagenhybrid mit Metall­ zwischenplatte als Trägerplatte. Fig. 1 shows a multi-layer hybrid with several power IC's, and a base plate, Fig. 2 shows a multi-layer hybrid with a thermally conductive metal intermediate plate, Fig. 3 shows the top view of the thermally conductive metal intermediate plate and Fig. 4 shows a multi-layer hybrid with metal intermediate plate as a carrier plate.

Beschreibung der AusführungsbeispieleDescription of the embodiments

In Fig. 1 ist ein Mehrlagenhybrid 1 auf eine wärmeabführende Grund­ platte 2 aufgesetzt, wobei zwischen Mehrlagenhybrid 1 und der Grund­ platte 2 ein thermisch gut leitender Kleber 3 aufgebracht ist. In den beispielsweise aus Keramik bestehenden Mehrlagenhybrid 1 sind verschiedene Bauteile, wie z. B. Widerstände 8 und Kondensatoren 4 in verschiedenen Schichten eingebracht. Die Schichten eines Mehr­ lagenhybrids sind über Drähte 5 mit den entsprechenden Anschlüssen verbunden. Ebenfalls der Zeichnung sind die Anordnungen von als stacked vias 7 bezeichnete metallgefüllte Wege zu entnehmen. Diese vias 7 durchbrechen jeweils mindestens eine Isolationsschicht des Mehrlagenhybrids 1 und ermöglichen elektrische Verbindungen zwischen zwei Leiterbahnebenen. In Fig. 1, a multi-layer hybrid 1 is placed on a heat-dissipating base plate 2 , a thermally highly conductive adhesive 3 being applied between the multi-layer hybrid 1 and the base plate 2 . In the multi-layer hybrid 1 , for example made of ceramic, various components, such as. B. resistors 8 and capacitors 4 are introduced in different layers. The layers of a multi-layer hybrid are connected via wires 5 to the corresponding connections. The drawings also show the arrangements of metal-filled paths referred to as stacked vias 7 . These vias 7 each break through at least one insulation layer of the multilayer hybrid 1 and enable electrical connections between two interconnect levels.

Auf dem Mehrlagenhybrid 1 sind die Leistungs-IC′s 9 aufmontiert, wie es üblicherweise gehandhabt wird, d. h. die Leistungs-Bauteile werden auf die Oberseite des Hybrids aufgebracht und mittels Bond­ drähten 11 mit Leiterbahnen des Hybrids 1 kontaktiert. Zur Wärmeab­ leitung an die Grundplatte 2 werden in den Mehrlagenhybrid 1 weitere stacked vias 6 eingebracht, die durch den gesamten Hybrid hindurch von dem IC 9 bis zur Grundplatte 2 führen. Die stacked vias 6 werden dadurch gebildet, daß die Substratlöcher an dieser Stelle mit Metallpaste gefüllt werden, welche die Eigenschaft hat, Wärme der Leistungs-IC′s 9 gut an die Grundplatte 2 weiterzuleiten.On the multi-layer hybrid 1 , the power IC's 9 are mounted, as is usually handled, ie the power components are applied to the top of the hybrid and are contacted by means of bond wires 11 with conductor tracks of the hybrid 1 . For heat dissipation to the base plate 2 , further stacked vias 6 are introduced into the multilayer hybrid 1 , which lead through the entire hybrid from the IC 9 to the base plate 2 . The stacked vias 6 are formed by filling the substrate holes at this point with metal paste, which has the property of transferring heat from the power IC's 9 to the base plate 2 .

Bei der erfindungsgemäßen Lösung gemäß Fig. 1 werden nun weitere Leistungs-IC′s 10 auf der Rückseite des Mehrlagenhybrids 1 ange­ bracht. Diese IC′s 10 werden so in Vertiefungen auf der Rückseite des Hybrids 1 montiert, daß der Hybrid mit der Rückseite ganzflächig und wärmeleitend auf die Grundplatte 2 geklebt werden kann. Die Rückseiten der IC′s 10 können zusätzlich über eine Wärmeleitpaste an die Grundplatte 2 angekoppelt werden, während die restliche Hybrid­ fläche geklebt wird. Für die Kontaktierung der IC′s 10 kann man das an sich bekannte Verfahren Flip Chip Löten (US-PS 35 17 279) ein­ setzen.In the solution according to the invention according to FIG. 1, further power ICs 10 are now placed on the back of the multi-layer hybrid 1 . These IC's 10 are mounted in recesses on the back of the hybrid 1 that the hybrid can be glued to the back of the base plate 2 over the entire surface and in a heat-conducting manner. The back of the IC's 10 can also be coupled to the base plate 2 via a thermal paste, while the rest of the hybrid surface is glued. For contacting the IC's 10 you can use the known method flip chip soldering (US-PS 35 17 279).

In Fig. 2 ist ein ähnlich aufgebauter Mehrlagenhybrid 1 darge­ stellt, was dadurch verdeutlicht wird, daß für die gleichen Teile gleiche Bezugszeichen verwendet werden. Allerdings ist auf die Rück­ seite dieses Mehrlagenhybrids 1 eine wärmeleitende Metallzwischen­ platte 12, beispielsweise aus Kupfer bestehend, geklebt, die nun ihrerseits mit dem thermisch gut leitenden Kleber 3 auf die Grund­ platte 2 geklebt ist. Die Leistungs-IC′s 10 können nun in Aus­ sparungen in der wärmeleitenden Metallzwischenplatte 12 ausgefüllt werden, wobei zusätzlich noch die Wärmeleitung erhöht wird. Der Boden der Aussparungen bildet dabei eine Montagefläche 14 für die Leistungs-IC′s 10. In Fig. 2, a similarly constructed multi-layer hybrid 1 is Darge, which is illustrated by the fact that the same reference numerals are used for the same parts. However, on the back of this multi-layer hybrid 1, a heat-conducting metal intermediate plate 12 , for example made of copper, is glued, which in turn is now glued to the base plate 2 with the thermally highly conductive adhesive 3 . The power IC's 10 can now be filled in from savings in the heat-conducting metal intermediate plate 12 , with additional heat conduction being increased. The bottom of the recesses forms a mounting surface 14 for the power IC's 10th

Fig. 3 zeigt die Draufsicht auf so eine wärmeableitende Metall­ zwischenplatte 12. In der Fertigung können die entsprechenden Aus­ sparungen mit den zugehörigen Zugentlastungsstegen 13 durch das Aus­ stanzen von dazwischenliegenden Schichten 15 mit einem entsprechen­ den Stanzwerkzeug hergestellt werden. Diese Metallzwischenplatte 12 hat beispielsweise eine Dicke von 3 mm; da die Leistungs-IC′s 10 jedoch eine wesentlich geringere Dicke haben, kann ein Teil der Metallzwischenplatte 12 beim Stanzen als Montagefläche 14 für die Leistungs-IC′s 10 stehenbleiben, wobei dieses Restmaterial gegenüber den Leistungs-IC′s 10 ebenfalls über die Zugentlastungsstege 13 mit der Metallzwischenplatte 12 verbunden ist in der Art, daß es genau wie die Leistungs-IC′s 10 über den wärmeleitfähigen Kleber 3 oder eine Wärmeleitpaste 16 gemäß Fig. 4 an die Metallzwischenplatte 12 angekoppelt ist. Fig. 3 shows the top view of such a heat-dissipating metal plate 12 between. In production, the corresponding savings can be made with the associated strain relief webs 13 by punching out intermediate layers 15 with a corresponding die. This metal intermediate plate 12 has a thickness of 3 mm, for example; since the power IC's 10, however, have a much smaller thickness, a part of the metal intermediate plate 12 can remain during punching as a mounting surface 14 for the power IC's 10 , this residual material compared to the power IC's 10 also via the Strain relief webs 13 is connected to the metal intermediate plate 12 in such a way that it is coupled to the metal intermediate plate 12 just like the power IC's 10 via the thermally conductive adhesive 3 or a thermal paste 16 according to FIG. 4.

Gemäß Fig. 2 wird die Metallzwischenplatte 12 mit den darin einge­ betteten Leistungsbauelementen 10 auf die Grundplatte 2 geklebt, wobei diese Metallzwischenplatte 12 entsprechend Fig. 4 auch selbst die Funktion der Trägerplatte beziehungsweise der wärmeabführenden Grundplatte 2 übernehmen kann.According to FIG. 2, the metal intermediate plate 12 with the power components 10 embedded therein is glued to the base plate 2 , wherein this metal intermediate plate 12 itself can also assume the function of the carrier plate or the heat-dissipating base plate 2 according to FIG. 4.

Mit dieser Lösung ist es möglich, wie in Fig. 1 bereits darge­ stellt, einen Mehrlagenhybrid von beiden Seiten zu bestücken, wodurch eine wesentliche Volumenverkleinerung erreicht wird.With this solution, it is possible, as already shown in Fig. 1, to populate a multi-layer hybrid from both sides, whereby a substantial reduction in volume is achieved.

Claims (9)

1. Mehrlagenhybrid mit Halbleiter-Leistungsbauelementen in IC-Aus­ führungen, dadurch gekennzeichnet, daß die Leistungsbauelemente (10) auf der mit einer wärmeabführenden Grundplatte (2) flächig zu ver­ bindenden Rückseite des Hybrides (1) angeordnet sind.1. Multi-layer hybrid with semiconductor power components in IC implementations, characterized in that the power components ( 10 ) on the surface with a heat-dissipating base plate ( 2 ) are arranged to be bonded to the rear of the hybrid ( 1 ). 2. Mehrlagenhybrid nach Anspruch 1, dadurch gekennzeichnet, daß die Leistungsbauelemente (10) so in Vertiefungen an der Rückseite des Hybriden (1) eingebracht sind, daß der Hybrid ganzflächig auf die Grundplatte (2) aufzubringen ist.2. Multi-layer hybrid according to claim 1, characterized in that the power components ( 10 ) are introduced into recesses on the back of the hybrid ( 1 ) that the hybrid is to be applied over the entire surface of the base plate ( 2 ). 3. Mehrlagenhybrid nach Anspruch 1 oder 2, dadurch gekennzeichnet, daß die Leistungsbauelemente (10) in Aussparungen einer wärmeab­ leitenden Metallzwischenplatte (12) eingebracht sind, welche auf die Rückseite des Mehrlagenhybrids (1) geklebt ist.3. Multi-layer hybrid according to claim 1 or 2, characterized in that the power components ( 10 ) are introduced into recesses of a heat-conducting metal intermediate plate ( 12 ) which is glued to the back of the multi-layer hybrid ( 1 ). 4. Mehrlagenhybrid nach Anspruch 3, dadurch gekennzeichnet, daß die Metallzwischenplatte (12) auf die Grundplatte (2) geklebt ist.4. Multi-layer hybrid according to claim 3, characterized in that the metal intermediate plate ( 12 ) on the base plate ( 2 ) is glued. 5. Mehrlagenhybrid nach Anspruch 3, dadurch gekennzeichnet, daß die Metallzwischenplatte (12) selbst als Grundplatte dient. 5. Multi-layer hybrid according to claim 3, characterized in that the metal intermediate plate ( 12 ) itself serves as a base plate. 6. Mehrlagenhybrid nach Anspruch 3, dadurch gekennzeichnet, daß zwischen die Metallzwischenplatte (12) und der Montagefläche (14) der Leistungsbauelemente (10) Zugentlastungsstege (13) angeordnet sind.6. Multi-layer hybrid according to claim 3, characterized in that between the metal intermediate plate ( 12 ) and the mounting surface ( 14 ) of the power components ( 10 ) strain relief webs ( 13 ) are arranged. 7. Mehrlagenhybrid nach einem der Ansprüche 3 bis 5, dadurch gekenn­ zeichnet, daß die Leistungsbauelemente (10) in den Aussparungen über eine Wärmeleitpaste (16) an die Metallzwischenplatte (12) ange­ koppelt sind.7. Multi-layer hybrid according to one of claims 3 to 5, characterized in that the power components ( 10 ) in the recesses via a thermal paste ( 16 ) to the metal intermediate plate ( 12 ) are coupled. 8. Mehrlagenhybrid nach einem der Ansprüche 1 bis 7, dadurch gekenn­ zeichnet, daß der Hybrid beidseitig zur Volumenverkleinerung zu be­ stücken ist.8. Multi-layer hybrid according to one of claims 1 to 7, characterized records that the hybrid be on both sides for volume reduction is pieces. 9. Mehrlagenhybrid nach Anspruch 1 und 2, dadurch gekennzeichnet, daß die Rückseite der Leistungsbauelemente (10) über eine Wärmeleit­ paste an die Grundplatte (2) anzukoppeln ist, während die restliche Hybridfläche der Hybridrückseite geklebt ist.9. Multi-layer hybrid according to claim 1 and 2, characterized in that the back of the power components ( 10 ) via a heat-conducting paste to the base plate ( 2 ) is coupled, while the remaining hybrid surface of the hybrid back is glued.
DE19904031733 1990-10-06 1990-10-06 MULTIPLE LAYER HYBRID WITH POWER COMPONENTS Withdrawn DE4031733A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE19904031733 DE4031733A1 (en) 1990-10-06 1990-10-06 MULTIPLE LAYER HYBRID WITH POWER COMPONENTS
PCT/DE1991/000736 WO1992006496A1 (en) 1990-10-06 1991-09-18 Multi-film hybrid circuit with power components

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19904031733 DE4031733A1 (en) 1990-10-06 1990-10-06 MULTIPLE LAYER HYBRID WITH POWER COMPONENTS

Publications (1)

Publication Number Publication Date
DE4031733A1 true DE4031733A1 (en) 1992-04-09

Family

ID=6415765

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19904031733 Withdrawn DE4031733A1 (en) 1990-10-06 1990-10-06 MULTIPLE LAYER HYBRID WITH POWER COMPONENTS

Country Status (2)

Country Link
DE (1) DE4031733A1 (en)
WO (1) WO1992006496A1 (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4422216A1 (en) * 1993-06-25 1995-01-05 Fuji Electric Co Ltd Multilayer metallic printed circuit board and a cast component
DE29515378U1 (en) * 1995-09-26 1995-11-23 Kern Siegfried Dipl Ing Power supply unit
US5576934A (en) * 1992-07-09 1996-11-19 Robert Bosch Gmbh Mounting unit for a multilayer hybrid circuit having power components including a copper coated ceramic center board
US5675474A (en) * 1994-07-15 1997-10-07 Mitsubishi Materials Corporation Highly heat-radiating ceramic package
EP0822595A2 (en) * 1996-07-31 1998-02-04 Taiyo Yuden Co., Ltd. Hybrid module
DE19722357C1 (en) * 1997-05-28 1998-11-19 Bosch Gmbh Robert Control unit
DE19914497A1 (en) * 1999-03-30 2000-10-19 Siemens Ag Heat-removal metal base arrangement for circuit board especially ceramic substrate
DE19919781A1 (en) * 1999-04-30 2000-11-09 Wuerth Elektronik Gmbh Printed circuit board and method of mounting it
GB2370421A (en) * 2000-12-22 2002-06-26 Ubinetics Printed circuit board with recessed component
DE10205223A1 (en) * 2002-02-08 2003-08-28 Audi Ag Vehicle unit, e.g. gearbox unit, has cooling device with at least one Peltier element associated with temperature-critical electronic components in electronic controller
DE10214363A1 (en) * 2002-03-30 2003-10-16 Bosch Gmbh Robert Cooling arrangement and electrical device with a cooling arrangement
WO2006035017A1 (en) * 2004-09-29 2006-04-06 Robert Bosch Gmbh Electronic device with a multi-layered ceramic substrate and a heat-removal body

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0597144A1 (en) * 1992-11-12 1994-05-18 IXYS Semiconductor GmbH Hybrid power electronic device
JPH088393A (en) * 1994-06-23 1996-01-12 Fujitsu Ltd Semiconductor device
KR100563122B1 (en) * 1998-01-30 2006-03-21 다이요 유덴 가부시키가이샤 Hybrid module and methods for manufacturing and mounting thereof

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4827377A (en) * 1982-08-30 1989-05-02 Olin Corporation Multi-layer circuitry
DE3444699A1 (en) * 1984-12-07 1986-06-19 Telefunken electronic GmbH, 7100 Heilbronn ELECTRICAL POWER COMPONENT
DE3538933A1 (en) * 1985-11-02 1987-05-14 Bbc Brown Boveri & Cie PERFORMANCE SEMICONDUCTOR MODULE
FR2591801B1 (en) * 1985-12-17 1988-10-14 Inf Milit Spatiale Aeronaut ENCAPSULATION BOX OF AN ELECTRONIC CIRCUIT
FR2611986B1 (en) * 1987-03-03 1989-12-08 Thomson Semiconducteurs COMPLEX HYBRID CIRCUIT STRUCTURE AND MANUFACTURING METHOD
FR2625042B1 (en) * 1987-12-22 1990-04-20 Thomson Csf MODULAR HYBRID MICROELECTRONIC STRUCTURE WITH HIGH INTEGRATION DENSITY

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5576934A (en) * 1992-07-09 1996-11-19 Robert Bosch Gmbh Mounting unit for a multilayer hybrid circuit having power components including a copper coated ceramic center board
US5672414A (en) * 1993-06-25 1997-09-30 Fuji Electric Co., Ltd. Multilayered printed board structure
DE4422216A1 (en) * 1993-06-25 1995-01-05 Fuji Electric Co Ltd Multilayer metallic printed circuit board and a cast component
US5675474A (en) * 1994-07-15 1997-10-07 Mitsubishi Materials Corporation Highly heat-radiating ceramic package
DE29515378U1 (en) * 1995-09-26 1995-11-23 Kern Siegfried Dipl Ing Power supply unit
EP0822595A3 (en) * 1996-07-31 1999-03-03 Taiyo Yuden Co., Ltd. Hybrid module
EP0822595A2 (en) * 1996-07-31 1998-02-04 Taiyo Yuden Co., Ltd. Hybrid module
DE19722357C1 (en) * 1997-05-28 1998-11-19 Bosch Gmbh Robert Control unit
DE19914497A1 (en) * 1999-03-30 2000-10-19 Siemens Ag Heat-removal metal base arrangement for circuit board especially ceramic substrate
DE19919781A1 (en) * 1999-04-30 2000-11-09 Wuerth Elektronik Gmbh Printed circuit board and method of mounting it
GB2370421A (en) * 2000-12-22 2002-06-26 Ubinetics Printed circuit board with recessed component
DE10205223A1 (en) * 2002-02-08 2003-08-28 Audi Ag Vehicle unit, e.g. gearbox unit, has cooling device with at least one Peltier element associated with temperature-critical electronic components in electronic controller
DE10214363A1 (en) * 2002-03-30 2003-10-16 Bosch Gmbh Robert Cooling arrangement and electrical device with a cooling arrangement
WO2006035017A1 (en) * 2004-09-29 2006-04-06 Robert Bosch Gmbh Electronic device with a multi-layered ceramic substrate and a heat-removal body

Also Published As

Publication number Publication date
WO1992006496A1 (en) 1992-04-16

Similar Documents

Publication Publication Date Title
DE2554965C2 (en)
DE2749848C3 (en) Thermal bridge of an integrated circuit encapsulated in a housing
EP0590354B1 (en) Device with a board, a heat sink and at least one power component
DE19736962B4 (en) Arrangement, comprising a carrier substrate for power devices and a heat sink and method for producing the same
DE19930308B4 (en) Multichip module with silicon carrier substrate
DE2607403A1 (en) AIR-COOLED PACKING FOR SEMI-CONDUCTOR CIRCUITS HIGH PACKING DENSITY
DE4031733A1 (en) MULTIPLE LAYER HYBRID WITH POWER COMPONENTS
EP0855090B1 (en) Multichip module
DE10306643B4 (en) Arrangement in pressure contact with a power semiconductor module
DE19500422A1 (en) Semiconductor component with high heat emission
DE102007037297A1 (en) Circuit carrier structure with improved heat dissipation
EP0649565A1 (en) Fitting unit for multilayer hybrid circuit with power components
DE102013203932A1 (en) Electronic, optoelectronic or electrical arrangement
DE102006003137A1 (en) Electronic package for mobile telephone, has encapsulating medium e.g. epoxy resin, to connect upper and lower substrates such that substrates engage with one another and encapsulate electronic components
DE2536316A1 (en) ELECTRICAL CIRCUIT ARRANGEMENT IN COMPACT DESIGN
DE102008007684A1 (en) Electronic component and electrical circuit carrier
DE10214363A1 (en) Cooling arrangement and electrical device with a cooling arrangement
DE4132947C2 (en) Electronic circuitry
DE19859739A1 (en) Heat sink for electronic control device has power component thermally coupled to heat sink block on underside of component carrier via heat conduction plate in component reception opening in component carrier
DE102014010373A1 (en) Electronic module for a motor vehicle
DE102010036812A1 (en) Multi-chip module and method for its production
DE3930858C2 (en) module Design
EP0652694B1 (en) Control apparatus for vehicle
DE10042839B4 (en) Electronic component with heat sink and method for its production
DE102014211524B4 (en) Electronic module with a device for dissipating heat generated by a semiconductor device arranged in a plastic housing and method for producing an electronic module

Legal Events

Date Code Title Description
8139 Disposal/non-payment of the annual fee