JPS624366A
(ja)
*
|
1985-07-01 |
1987-01-10 |
Fujitsu Ltd |
ホツトエレクトロントランジスタ
|
JPS62166564A
(ja)
*
|
1986-01-20 |
1987-07-23 |
Agency Of Ind Science & Technol |
半導体装置
|
JPS62211948A
(ja)
*
|
1986-03-13 |
1987-09-17 |
Fujitsu Ltd |
ヘテロ接合半導体装置
|
FR2607628B1
(fr)
*
|
1986-11-27 |
1989-03-17 |
Centre Nat Rech Scient |
Modulateur optique a superreseau
|
JPS63140570A
(ja)
*
|
1986-12-03 |
1988-06-13 |
Hitachi Ltd |
半導体装置
|
US5258631A
(en)
*
|
1987-01-30 |
1993-11-02 |
Hitachi, Ltd. |
Semiconductor device having a two-dimensional electron gas as an active layer
|
US4956682A
(en)
*
|
1987-04-28 |
1990-09-11 |
Matsushita Electric Industrial Co., Ltd. |
Optoelectronic integrated circuit
|
FR2620863B1
(fr)
*
|
1987-09-22 |
1989-12-01 |
Thomson Csf |
Dispositif optoelectronique a base de composes iii-v sur substrat silicium
|
US5381027A
(en)
*
|
1988-01-26 |
1995-01-10 |
Hitachi, Ltd. |
Semiconductor device having a heterojunction and a two dimensional gas as an active layer
|
JPH01238161A
(ja)
*
|
1988-03-18 |
1989-09-22 |
Fujitsu Ltd |
半導体装置及びその製造方法
|
US4905056A
(en)
*
|
1988-09-30 |
1990-02-27 |
Berndt Dale F |
Superlattice precision voltage reference
|
JPH06101588B2
(ja)
*
|
1989-08-22 |
1994-12-12 |
京都大学長 |
半導体材料
|
JPH03290975A
(ja)
*
|
1990-04-09 |
1991-12-20 |
Fujitsu Ltd |
縦型半導体装置
|
US5087948A
(en)
*
|
1990-06-25 |
1992-02-11 |
Massachusetts Institute Of Technology |
Disorder-induced narrowband high-speed electronic devices
|
US5160982A
(en)
*
|
1991-07-01 |
1992-11-03 |
Motorola, Inc. |
Phonon suppression in quantum wells
|
US5161996A
(en)
*
|
1991-07-26 |
1992-11-10 |
Amp Incorporated |
Header assembly and alignment assist shroud therefor
|
US5129831A
(en)
*
|
1991-07-26 |
1992-07-14 |
Amp Incorporated |
Right angle header shroud to board polarization and keying system
|
US5426316A
(en)
*
|
1992-12-21 |
1995-06-20 |
International Business Machines Corporation |
Triple heterojunction bipolar transistor
|
JPH0786184A
(ja)
*
|
1993-09-20 |
1995-03-31 |
Nec Kansai Ltd |
結晶成長方法
|
US5773334A
(en)
*
|
1994-09-26 |
1998-06-30 |
Toyota Jidosha Kabushiki Kaisha |
Method of manufacturing a semiconductor device
|
US6320212B1
(en)
*
|
1999-09-02 |
2001-11-20 |
Hrl Laboratories, Llc. |
Superlattice fabrication for InAs/GaSb/AISb semiconductor structures
|
US20050279991A1
(en)
*
|
2003-06-26 |
2005-12-22 |
Rj Mears, Llc |
Semiconductor device including a superlattice having at least one group of substantially undoped layers
|
US20070010040A1
(en)
*
|
2003-06-26 |
2007-01-11 |
Rj Mears, Llc |
Method for Making a Semiconductor Device Including a Strained Superlattice Layer Above a Stress Layer
|
US20040262594A1
(en)
*
|
2003-06-26 |
2004-12-30 |
Rj Mears, Llc |
Semiconductor structures having improved conductivity effective mass and methods for fabricating same
|
US7491587B2
(en)
*
|
2003-06-26 |
2009-02-17 |
Mears Technologies, Inc. |
Method for making a semiconductor device having a semiconductor-on-insulator (SOI) configuration and including a superlattice on a thin semiconductor layer
|
US7227174B2
(en)
*
|
2003-06-26 |
2007-06-05 |
Rj Mears, Llc |
Semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction
|
US20070020860A1
(en)
*
|
2003-06-26 |
2007-01-25 |
Rj Mears, Llc |
Method for Making Semiconductor Device Including a Strained Superlattice and Overlying Stress Layer and Related Methods
|
US20070063185A1
(en)
*
|
2003-06-26 |
2007-03-22 |
Rj Mears, Llc |
Semiconductor device including a front side strained superlattice layer and a back side stress layer
|
US7202494B2
(en)
*
|
2003-06-26 |
2007-04-10 |
Rj Mears, Llc |
FINFET including a superlattice
|
US20060243964A1
(en)
*
|
2003-06-26 |
2006-11-02 |
Rj Mears, Llc |
Method for making a semiconductor device having a semiconductor-on-insulator configuration and a superlattice
|
US20070020833A1
(en)
*
|
2003-06-26 |
2007-01-25 |
Rj Mears, Llc |
Method for Making a Semiconductor Device Including a Channel with a Non-Semiconductor Layer Monolayer
|
US20060267130A1
(en)
*
|
2003-06-26 |
2006-11-30 |
Rj Mears, Llc |
Semiconductor Device Including Shallow Trench Isolation (STI) Regions with a Superlattice Therebetween
|
US7531828B2
(en)
*
|
2003-06-26 |
2009-05-12 |
Mears Technologies, Inc. |
Semiconductor device including a strained superlattice between at least one pair of spaced apart stress regions
|
US20070063186A1
(en)
*
|
2003-06-26 |
2007-03-22 |
Rj Mears, Llc |
Method for making a semiconductor device including a front side strained superlattice layer and a back side stress layer
|
US6878576B1
(en)
|
2003-06-26 |
2005-04-12 |
Rj Mears, Llc |
Method for making semiconductor device including band-engineered superlattice
|
US7045813B2
(en)
*
|
2003-06-26 |
2006-05-16 |
Rj Mears, Llc |
Semiconductor device including a superlattice with regions defining a semiconductor junction
|
US7045377B2
(en)
*
|
2003-06-26 |
2006-05-16 |
Rj Mears, Llc |
Method for making a semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction
|
US7535041B2
(en)
*
|
2003-06-26 |
2009-05-19 |
Mears Technologies, Inc. |
Method for making a semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance
|
US7586116B2
(en)
*
|
2003-06-26 |
2009-09-08 |
Mears Technologies, Inc. |
Semiconductor device having a semiconductor-on-insulator configuration and a superlattice
|
US6958486B2
(en)
*
|
2003-06-26 |
2005-10-25 |
Rj Mears, Llc |
Semiconductor device including band-engineered superlattice
|
US7446002B2
(en)
*
|
2003-06-26 |
2008-11-04 |
Mears Technologies, Inc. |
Method for making a semiconductor device comprising a superlattice dielectric interface layer
|
US7598515B2
(en)
*
|
2003-06-26 |
2009-10-06 |
Mears Technologies, Inc. |
Semiconductor device including a strained superlattice and overlying stress layer and related methods
|
US20060292765A1
(en)
*
|
2003-06-26 |
2006-12-28 |
Rj Mears, Llc |
Method for Making a FINFET Including a Superlattice
|
US20050282330A1
(en)
*
|
2003-06-26 |
2005-12-22 |
Rj Mears, Llc |
Method for making a semiconductor device including a superlattice having at least one group of substantially undoped layers
|
US20060011905A1
(en)
*
|
2003-06-26 |
2006-01-19 |
Rj Mears, Llc |
Semiconductor device comprising a superlattice dielectric interface layer
|
US20060289049A1
(en)
*
|
2003-06-26 |
2006-12-28 |
Rj Mears, Llc |
Semiconductor Device Having a Semiconductor-on-Insulator (SOI) Configuration and Including a Superlattice on a Thin Semiconductor Layer
|
US20070015344A1
(en)
*
|
2003-06-26 |
2007-01-18 |
Rj Mears, Llc |
Method for Making a Semiconductor Device Including a Strained Superlattice Between at Least One Pair of Spaced Apart Stress Regions
|
US7531850B2
(en)
*
|
2003-06-26 |
2009-05-12 |
Mears Technologies, Inc. |
Semiconductor device including a memory cell with a negative differential resistance (NDR) device
|
US20060231857A1
(en)
*
|
2003-06-26 |
2006-10-19 |
Rj Mears, Llc |
Method for making a semiconductor device including a memory cell with a negative differential resistance (ndr) device
|
US20040266116A1
(en)
*
|
2003-06-26 |
2004-12-30 |
Rj Mears, Llc |
Methods of fabricating semiconductor structures having improved conductivity effective mass
|
US20060273299A1
(en)
*
|
2003-06-26 |
2006-12-07 |
Rj Mears, Llc |
Method for making a semiconductor device including a dopant blocking superlattice
|
US7229902B2
(en)
*
|
2003-06-26 |
2007-06-12 |
Rj Mears, Llc |
Method for making a semiconductor device including a superlattice with regions defining a semiconductor junction
|
US20060220118A1
(en)
*
|
2003-06-26 |
2006-10-05 |
Rj Mears, Llc |
Semiconductor device including a dopant blocking superlattice
|
US7586165B2
(en)
*
|
2003-06-26 |
2009-09-08 |
Mears Technologies, Inc. |
Microelectromechanical systems (MEMS) device including a superlattice
|
US7514328B2
(en)
*
|
2003-06-26 |
2009-04-07 |
Mears Technologies, Inc. |
Method for making a semiconductor device including shallow trench isolation (STI) regions with a superlattice therebetween
|
US7153763B2
(en)
|
2003-06-26 |
2006-12-26 |
Rj Mears, Llc |
Method for making a semiconductor device including band-engineered superlattice using intermediate annealing
|
US7612366B2
(en)
*
|
2003-06-26 |
2009-11-03 |
Mears Technologies, Inc. |
Semiconductor device including a strained superlattice layer above a stress layer
|
WO2005018005A1
(en)
*
|
2003-06-26 |
2005-02-24 |
Rj Mears, Llc |
Semiconductor device including mosfet having band-engineered superlattice
|
US7659539B2
(en)
|
2003-06-26 |
2010-02-09 |
Mears Technologies, Inc. |
Semiconductor device including a floating gate memory cell with a superlattice channel
|
US7531829B2
(en)
|
2003-06-26 |
2009-05-12 |
Mears Technologies, Inc. |
Semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance
|
NL1023764C2
(nl)
|
2003-06-27 |
2004-12-28 |
Leen Huisman B V |
Insectwerend schermdoek en scherminrichting.
|
TWM253058U
(en)
*
|
2003-09-05 |
2004-12-11 |
Visual Photonics Epitaxy Co Lt |
Heterogeneous junction dipole transistor structure for adjusting on voltage of base and emitter
|
US7439555B2
(en)
*
|
2003-12-05 |
2008-10-21 |
International Rectifier Corporation |
III-nitride semiconductor device with trench structure
|
US7517702B2
(en)
*
|
2005-12-22 |
2009-04-14 |
Mears Technologies, Inc. |
Method for making an electronic device including a poled superlattice having a net electrical dipole moment
|
TW200746237A
(en)
*
|
2005-12-22 |
2007-12-16 |
Mears R J Llc |
Method for making an electronic device including a poled superlattice having a net electrical dipole moment
|
US7718996B2
(en)
*
|
2006-02-21 |
2010-05-18 |
Mears Technologies, Inc. |
Semiconductor device comprising a lattice matching layer
|
US7781827B2
(en)
|
2007-01-24 |
2010-08-24 |
Mears Technologies, Inc. |
Semiconductor device with a vertical MOSFET including a superlattice and related methods
|
US7928425B2
(en)
*
|
2007-01-25 |
2011-04-19 |
Mears Technologies, Inc. |
Semiconductor device including a metal-to-semiconductor superlattice interface layer and related methods
|
US7880161B2
(en)
|
2007-02-16 |
2011-02-01 |
Mears Technologies, Inc. |
Multiple-wavelength opto-electronic device including a superlattice
|
US7863066B2
(en)
*
|
2007-02-16 |
2011-01-04 |
Mears Technologies, Inc. |
Method for making a multiple-wavelength opto-electronic device including a superlattice
|
US7812339B2
(en)
*
|
2007-04-23 |
2010-10-12 |
Mears Technologies, Inc. |
Method for making a semiconductor device including shallow trench isolation (STI) regions with maskless superlattice deposition following STI formation and related structures
|
EP2202784B1
(de)
*
|
2008-12-29 |
2017-10-25 |
Imec |
Herstellungsverfahren für einen Übergang
|
US9099388B2
(en)
|
2011-10-21 |
2015-08-04 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
III-V multi-channel FinFETs
|
EP3072158A1
(de)
|
2013-11-22 |
2016-09-28 |
Atomera Incorporated |
Vertikale halbleiterbauelemente mit einer übergitter-durchstanz-stoppschicht und zugehörige verfahren
|
US9406753B2
(en)
|
2013-11-22 |
2016-08-02 |
Atomera Incorporated |
Semiconductor devices including superlattice depletion layer stack and related methods
|
WO2015191561A1
(en)
|
2014-06-09 |
2015-12-17 |
Mears Technologies, Inc. |
Semiconductor devices with enhanced deterministic doping and related methods
|
US9722046B2
(en)
|
2014-11-25 |
2017-08-01 |
Atomera Incorporated |
Semiconductor device including a superlattice and replacement metal gate structure and related methods
|
US9941359B2
(en)
|
2015-05-15 |
2018-04-10 |
Atomera Incorporated |
Semiconductor devices with superlattice and punch-through stop (PTS) layers at different depths and related methods
|
US9721790B2
(en)
|
2015-06-02 |
2017-08-01 |
Atomera Incorporated |
Method for making enhanced semiconductor structures in single wafer processing chamber with desired uniformity control
|
US9558939B1
(en)
|
2016-01-15 |
2017-01-31 |
Atomera Incorporated |
Methods for making a semiconductor device including atomic layer structures using N2O as an oxygen source
|
WO2017197108A1
(en)
|
2016-05-11 |
2017-11-16 |
Atomera Incorporated |
Dram architecture to reduce row activation circuitry power and peripheral leakage and related methods
|
US10249745B2
(en)
|
2016-08-08 |
2019-04-02 |
Atomera Incorporated |
Method for making a semiconductor device including a resonant tunneling diode structure having a superlattice
|
US10107854B2
(en)
|
2016-08-17 |
2018-10-23 |
Atomera Incorporated |
Semiconductor device including threshold voltage measurement circuitry
|
CN110832641B
(zh)
|
2017-05-16 |
2023-05-30 |
阿托梅拉公司 |
包括作为吸收层的超晶格的半导体装置和方法
|
US10636879B2
(en)
|
2017-06-13 |
2020-04-28 |
Atomera Incorporated |
Method for making DRAM with recessed channel array transistor (RCAT) including a superlattice
|
US10109479B1
(en)
|
2017-07-31 |
2018-10-23 |
Atomera Incorporated |
Method of making a semiconductor device with a buried insulating layer formed by annealing a superlattice
|
CN111247640B
(zh)
|
2017-08-18 |
2023-11-03 |
阿托梅拉公司 |
包括与超晶格sti界面相邻的非单晶纵梁的半导体器件和方法
|
US10608027B2
(en)
|
2017-12-15 |
2020-03-31 |
Atomera Incorporated |
Method for making CMOS image sensor including stacked semiconductor chips and image processing circuitry including a superlattice
|
US10355151B2
(en)
|
2017-12-15 |
2019-07-16 |
Atomera Incorporated |
CMOS image sensor including photodiodes with overlying superlattices to reduce crosstalk
|
US10529757B2
(en)
|
2017-12-15 |
2020-01-07 |
Atomera Incorporated |
CMOS image sensor including pixels with read circuitry having a superlattice
|
US10367028B2
(en)
|
2017-12-15 |
2019-07-30 |
Atomera Incorporated |
CMOS image sensor including stacked semiconductor chips and image processing circuitry including a superlattice
|
CN111542925B
(zh)
|
2017-12-15 |
2023-11-03 |
阿托梅拉公司 |
包括堆叠的半导体芯片的cmos图像传感器和包括超晶格的读出电路系统及相关方法
|
US10304881B1
(en)
|
2017-12-15 |
2019-05-28 |
Atomera Incorporated |
CMOS image sensor with buried superlattice layer to reduce crosstalk
|
US10276625B1
(en)
|
2017-12-15 |
2019-04-30 |
Atomera Incorporated |
CMOS image sensor including superlattice to enhance infrared light absorption
|
US10615209B2
(en)
|
2017-12-15 |
2020-04-07 |
Atomera Incorporated |
CMOS image sensor including stacked semiconductor chips and readout circuitry including a superlattice
|
US10529768B2
(en)
|
2017-12-15 |
2020-01-07 |
Atomera Incorporated |
Method for making CMOS image sensor including pixels with read circuitry having a superlattice
|
US10361243B2
(en)
|
2017-12-15 |
2019-07-23 |
Atomera Incorporated |
Method for making CMOS image sensor including superlattice to enhance infrared light absorption
|
US10608043B2
(en)
|
2017-12-15 |
2020-03-31 |
Atomera Incorporation |
Method for making CMOS image sensor including stacked semiconductor chips and readout circuitry including a superlattice
|
US10461118B2
(en)
|
2017-12-15 |
2019-10-29 |
Atomera Incorporated |
Method for making CMOS image sensor including photodiodes with overlying superlattices to reduce crosstalk
|
US10396223B2
(en)
|
2017-12-15 |
2019-08-27 |
Atomera Incorporated |
Method for making CMOS image sensor with buried superlattice layer to reduce crosstalk
|
WO2019173668A1
(en)
|
2018-03-08 |
2019-09-12 |
Atomera Incorporated |
Semiconductor device including enhanced contact structures having a superlattice and related methods
|
US10468245B2
(en)
|
2018-03-09 |
2019-11-05 |
Atomera Incorporated |
Semiconductor device including compound semiconductor materials and an impurity and point defect blocking superlattice
|
TWI693714B
(zh)
|
2018-03-09 |
2020-05-11 |
美商安托梅拉公司 |
包含化合物半導體材料及雜質與點缺陷阻擋超晶格之半導體元件及方法
|
US10727049B2
(en)
|
2018-03-09 |
2020-07-28 |
Atomera Incorporated |
Method for making a semiconductor device including compound semiconductor materials and an impurity and point defect blocking superlattice
|
CN112074959A
(zh)
|
2018-04-12 |
2020-12-11 |
阿托梅拉公司 |
用于制造包括超晶格的倒t形沟道场效应晶体管(itfet)的器件和方法
|
EP3776073A1
(de)
|
2018-04-12 |
2021-02-17 |
Atomera Incorporated |
Halbleiterbauelement und verfahren mit vertikal integrierten optischen und elektronischen vorrichtungen und mit einem übergitter
|
US10811498B2
(en)
|
2018-08-30 |
2020-10-20 |
Atomera Incorporated |
Method for making superlattice structures with reduced defect densities
|
US10566191B1
(en)
|
2018-08-30 |
2020-02-18 |
Atomera Incorporated |
Semiconductor device including superlattice structures with reduced defect densities
|
TWI720587B
(zh)
|
2018-08-30 |
2021-03-01 |
美商安托梅拉公司 |
用於製作具較低缺陷密度超晶格結構之方法及元件
|
US20200135489A1
(en)
|
2018-10-31 |
2020-04-30 |
Atomera Incorporated |
Method for making a semiconductor device including a superlattice having nitrogen diffused therein
|
WO2020102282A1
(en)
|
2018-11-16 |
2020-05-22 |
Atomera Incorporated |
Semiconductor device including source/drain dopant diffusion blocking superlattices to reduce contact resistance and associated methods
|
US10593761B1
(en)
|
2018-11-16 |
2020-03-17 |
Atomera Incorporated |
Method for making a semiconductor device having reduced contact resistance
|
EP3871270A1
(de)
|
2018-11-16 |
2021-09-01 |
Atomera Incorporated |
Finfet mit source- und drain-bereichen mit dotierstoffdiffusionssperrenden übergitterschichten zur reduzierung des kontaktwiderstandes und zugehörige verfahren
|
US10840336B2
(en)
|
2018-11-16 |
2020-11-17 |
Atomera Incorporated |
Semiconductor device with metal-semiconductor contacts including oxygen insertion layer to constrain dopants and related methods
|
US10847618B2
(en)
|
2018-11-16 |
2020-11-24 |
Atomera Incorporated |
Semiconductor device including body contact dopant diffusion blocking superlattice having reduced contact resistance
|
US10580866B1
(en)
|
2018-11-16 |
2020-03-03 |
Atomera Incorporated |
Semiconductor device including source/drain dopant diffusion blocking superlattices to reduce contact resistance
|
US10840335B2
(en)
|
2018-11-16 |
2020-11-17 |
Atomera Incorporated |
Method for making semiconductor device including body contact dopant diffusion blocking superlattice to reduce contact resistance
|
US10840337B2
(en)
|
2018-11-16 |
2020-11-17 |
Atomera Incorporated |
Method for making a FINFET having reduced contact resistance
|
US10854717B2
(en)
|
2018-11-16 |
2020-12-01 |
Atomera Incorporated |
Method for making a FINFET including source and drain dopant diffusion blocking superlattices to reduce contact resistance
|
WO2020102284A1
(en)
|
2018-11-16 |
2020-05-22 |
Atomera Incorporated |
Semiconductor device and method including body contact dopant diffusion blocking superlattice having reduced contact resistance and related methods
|
US10818755B2
(en)
|
2018-11-16 |
2020-10-27 |
Atomera Incorporated |
Method for making semiconductor device including source/drain dopant diffusion blocking superlattices to reduce contact resistance
|
US10580867B1
(en)
|
2018-11-16 |
2020-03-03 |
Atomera Incorporated |
FINFET including source and drain regions with dopant diffusion blocking superlattice layers to reduce contact resistance
|
US11329154B2
(en)
|
2019-04-23 |
2022-05-10 |
Atomera Incorporated |
Semiconductor device including a superlattice and an asymmetric channel and related methods
|
TWI747377B
(zh)
|
2019-07-17 |
2021-11-21 |
美商安托梅拉公司 |
設有含超晶格之突陡接面區之半導體元件及相關方法
|
US10868120B1
(en)
|
2019-07-17 |
2020-12-15 |
Atomera Incorporated |
Method for making a varactor with hyper-abrupt junction region including a superlattice
|
US10840388B1
(en)
|
2019-07-17 |
2020-11-17 |
Atomera Incorporated |
Varactor with hyper-abrupt junction region including a superlattice
|
TWI772839B
(zh)
|
2019-07-17 |
2022-08-01 |
美商安托梅拉公司 |
設有含分隔超晶格之突陡接面區之可變電容器及相關方法
|
US10937888B2
(en)
|
2019-07-17 |
2021-03-02 |
Atomera Incorporated |
Method for making a varactor with a hyper-abrupt junction region including spaced-apart superlattices
|
TWI751609B
(zh)
|
2019-07-17 |
2022-01-01 |
美商安托梅拉公司 |
設有含超晶格之突陡接面區之可變電容器及相關方法
|
US10937868B2
(en)
|
2019-07-17 |
2021-03-02 |
Atomera Incorporated |
Method for making semiconductor devices with hyper-abrupt junction region including spaced-apart superlattices
|
US10825902B1
(en)
|
2019-07-17 |
2020-11-03 |
Atomera Incorporated |
Varactor with hyper-abrupt junction region including spaced-apart superlattices
|
US10825901B1
(en)
|
2019-07-17 |
2020-11-03 |
Atomera Incorporated |
Semiconductor devices including hyper-abrupt junction region including a superlattice
|
US11183565B2
(en)
|
2019-07-17 |
2021-11-23 |
Atomera Incorporated |
Semiconductor devices including hyper-abrupt junction region including spaced-apart superlattices and related methods
|
US10879357B1
(en)
|
2019-07-17 |
2020-12-29 |
Atomera Incorporated |
Method for making a semiconductor device having a hyper-abrupt junction region including a superlattice
|
US11437487B2
(en)
|
2020-01-14 |
2022-09-06 |
Atomera Incorporated |
Bipolar junction transistors including emitter-base and base-collector superlattices
|
TWI760113B
(zh)
|
2020-02-26 |
2022-04-01 |
美商安托梅拉公司 |
包含具有不同非半導體材料單層的超晶格之半導體元件及其相關方法
|
US11302823B2
(en)
|
2020-02-26 |
2022-04-12 |
Atomera Incorporated |
Method for making semiconductor device including a superlattice with different non-semiconductor material monolayers
|
US11177351B2
(en)
|
2020-02-26 |
2021-11-16 |
Atomera Incorporated |
Semiconductor device including a superlattice with different non-semiconductor material monolayers
|
US11075078B1
(en)
|
2020-03-06 |
2021-07-27 |
Atomera Incorporated |
Method for making a semiconductor device including a superlattice within a recessed etch
|
US11469302B2
(en)
|
2020-06-11 |
2022-10-11 |
Atomera Incorporated |
Semiconductor device including a superlattice and providing reduced gate leakage
|
TWI789780B
(zh)
|
2020-06-11 |
2023-01-11 |
美商安托梅拉公司 |
包含超晶格且提供低閘極漏電之半導體元件及相關方法
|
US11569368B2
(en)
|
2020-06-11 |
2023-01-31 |
Atomera Incorporated |
Method for making semiconductor device including a superlattice and providing reduced gate leakage
|
US11848356B2
(en)
|
2020-07-02 |
2023-12-19 |
Atomera Incorporated |
Method for making semiconductor device including superlattice with oxygen and carbon monolayers
|
WO2022006396A1
(en)
|
2020-07-02 |
2022-01-06 |
Atomera Incorporated |
Method for making a semiconductor device using superlattices with different non-semiconductor thermal stabilities
|
US11742202B2
(en)
|
2021-03-03 |
2023-08-29 |
Atomera Incorporated |
Methods for making radio frequency (RF) semiconductor devices including a ground plane layer having a superlattice
|
US11810784B2
(en)
|
2021-04-21 |
2023-11-07 |
Atomera Incorporated |
Method for making semiconductor device including a superlattice and enriched silicon 28 epitaxial layer
|
TWI806553B
(zh)
|
2021-04-21 |
2023-06-21 |
美商安托梅拉公司 |
包含超晶格及富集矽28磊晶層之半導體元件及相關方法
|
US11923418B2
(en)
|
2021-04-21 |
2024-03-05 |
Atomera Incorporated |
Semiconductor device including a superlattice and enriched silicon 28 epitaxial layer
|
EP4331016A1
(de)
|
2021-05-18 |
2024-03-06 |
Atomera Incorporated |
Halbleiterbauelement mit einem übergitter zur bereitstellung von metallarbeitsfunktionsabstimmung und zugehörige verfahren
|
TWI812186B
(zh)
|
2021-05-26 |
2023-08-11 |
美商安托梅拉公司 |
包含具氧18富集單層之超晶格之半導體元件及相關方法
|
US11728385B2
(en)
|
2021-05-26 |
2023-08-15 |
Atomera Incorporated |
Semiconductor device including superlattice with O18 enriched monolayers
|
US11682712B2
(en)
|
2021-05-26 |
2023-06-20 |
Atomera Incorporated |
Method for making semiconductor device including superlattice with O18 enriched monolayers
|
US11721546B2
(en)
|
2021-10-28 |
2023-08-08 |
Atomera Incorporated |
Method for making semiconductor device with selective etching of superlattice to accumulate non-semiconductor atoms
|
US11631584B1
(en)
|
2021-10-28 |
2023-04-18 |
Atomera Incorporated |
Method for making semiconductor device with selective etching of superlattice to define etch stop layer
|
WO2024054282A2
(en)
|
2022-06-21 |
2024-03-14 |
Atomera Incorporated |
Semiconductor devices with embedded quantum dots and related methods
|
WO2024044076A1
(en)
|
2022-08-23 |
2024-02-29 |
Atomera Incorporated |
Image sensor devices including a superlattice and related methods
|