DE3585440D1 - Verbindung zwischen einem chip und einer schaltungsplatte. - Google Patents

Verbindung zwischen einem chip und einer schaltungsplatte.

Info

Publication number
DE3585440D1
DE3585440D1 DE8585115702T DE3585440T DE3585440D1 DE 3585440 D1 DE3585440 D1 DE 3585440D1 DE 8585115702 T DE8585115702 T DE 8585115702T DE 3585440 T DE3585440 T DE 3585440T DE 3585440 D1 DE3585440 D1 DE 3585440D1
Authority
DE
Germany
Prior art keywords
chip
board
connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8585115702T
Other languages
English (en)
Inventor
John Charles Edwards
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE3585440D1 publication Critical patent/DE3585440D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01057Lanthanum [La]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding
DE8585115702T 1985-01-14 1985-12-10 Verbindung zwischen einem chip und einer schaltungsplatte. Expired - Fee Related DE3585440D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/691,248 US4580193A (en) 1985-01-14 1985-01-14 Chip to board bus connection

Publications (1)

Publication Number Publication Date
DE3585440D1 true DE3585440D1 (de) 1992-04-02

Family

ID=24775744

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8585115702T Expired - Fee Related DE3585440D1 (de) 1985-01-14 1985-12-10 Verbindung zwischen einem chip und einer schaltungsplatte.

Country Status (5)

Country Link
US (1) US4580193A (de)
EP (1) EP0188726B1 (de)
JP (1) JPS6156440A (de)
CA (1) CA1224277A (de)
DE (1) DE3585440D1 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0243499B1 (de) * 1984-12-21 1993-05-19 Seiko Instruments Inc. Elektronische Einrichtung mit Netzteileingangsschaltung wobei von statischer Elektrizität verursachtes Störgeräusch unterdruckt wird
JPS63211692A (ja) * 1987-02-27 1988-09-02 株式会社日立製作所 両面配線基板
US4934045A (en) * 1988-02-05 1990-06-19 Semiconductor Energy Laboratory Co., Ltd. Method of producing electric circuit patterns
US5012213A (en) * 1989-12-19 1991-04-30 Motorola, Inc. Providing a PGA package with a low reflection line
JP2697214B2 (ja) * 1989-12-26 1998-01-14 三菱電機株式会社 油圧エレベータ用ポンプ
US4942400A (en) * 1990-02-09 1990-07-17 General Electric Company Analog to digital converter with multilayer printed circuit mounting
US5208729A (en) * 1992-02-14 1993-05-04 International Business Machines Corporation Multi-chip module
US5266833A (en) * 1992-03-30 1993-11-30 Capps David F Integrated circuit bus structure
JPH06291428A (ja) * 1992-05-08 1994-10-18 Stanley Electric Co Ltd 回路基板
US5396701A (en) * 1993-06-29 1995-03-14 Texas Instruments Inc. Method for packaging an integrated circuit
US6370766B1 (en) * 1997-02-28 2002-04-16 Lucent Technologies Inc. Manufacture of printed circuit cards
JP2000183467A (ja) * 1998-12-14 2000-06-30 Oki Electric Ind Co Ltd 半田付着防止機構
DE10014382A1 (de) * 2000-03-23 2001-10-18 Infineon Technologies Ag Leiterbahn-Schichtstruktur und Vorstufe zu dieser
US6812555B2 (en) * 2003-03-10 2004-11-02 Everstone Industry Corp. Memory card substrate with alternating contacts

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB847735A (en) * 1958-07-18 1960-09-14 Ericsson Telephones Ltd Improvements in or relating to the production of electric conductors and circuit components
GB1152809A (en) * 1968-05-07 1969-05-21 Standard Telephones Cables Ltd Electric Circuit Assembly
US3611317A (en) * 1970-02-02 1971-10-05 Bell Telephone Labor Inc Nested chip arrangement for integrated circuit memories
US3716761A (en) * 1972-05-03 1973-02-13 Microsystems Int Ltd Universal interconnection structure for microelectronic devices
US4289384A (en) * 1979-04-30 1981-09-15 Bell & Howell Company Electrode structures and interconnecting system
EP0064496A1 (de) * 1980-11-07 1982-11-17 Mostek Corporation Doppelleitungsschichtband zum einbrennen mit mehreren kontaktgebieten
JPS5796561A (en) * 1980-12-08 1982-06-15 Nec Corp Lead for connection of semiconductor device
JPS5978867A (ja) * 1982-10-29 1984-05-07 Toshiba Corp ダイレクト・ドライブ形サ−マルヘツド
US4513555A (en) * 1982-12-27 1985-04-30 Lawrence Brothers, Inc. Barn door framing system

Also Published As

Publication number Publication date
US4580193A (en) 1986-04-01
EP0188726A2 (de) 1986-07-30
EP0188726B1 (de) 1992-02-26
JPH0237094B2 (de) 1990-08-22
EP0188726A3 (en) 1987-05-13
CA1224277A (en) 1987-07-14
JPS6156440A (ja) 1986-03-22

Similar Documents

Publication Publication Date Title
IT1185941B (it) Dispositivi a microstriscia
EP0213957A3 (en) Corrugated board corrugated board
GB2183112B (en) Backplane-daughter board connection
DE3670154D1 (de) Elektronisches hubodometer.
IT1236506B (it) Radar a rumore
NO861607L (no) Koplingsanordning.
DE3585440D1 (de) Verbindung zwischen einem chip und einer schaltungsplatte.
IT8553516V0 (it) Chiusura a microrganici
KR860001633A (ko) A/d변환장치
NO872273L (no) Stabelbar konisk eske.
FR2590092B1 (fr) Convertisseur a/n ou n/a
IT1197791B (it) Tecnica ed apparecchiatura a connettore senza saldatura
GB8314054D0 (en) Fluidic devices
GB8521164D0 (en) Fluidic devices
DE209995T1 (de) Loetverfahren.
FI875364A0 (fi) Lufttransporterande anordning.
NO157283C (no) Underlagsbrikke.
DK353286A (da) Beta-lactamringholdige forbindelser
KR870001883U (ko) 분무기
FI860067A (fi) Verktyg foer roerliga maskiner.
SE8403311D0 (sv) A tanker
DK166885D0 (da) Tegnebraet
ATA274188A (de) Verbindung
GB8611152D0 (en) Corrugated board
KR860015491U (ko) 기판 연결부재

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee