DE3475247D1 - Method of making a bipolar junction transistor - Google Patents
Method of making a bipolar junction transistorInfo
- Publication number
- DE3475247D1 DE3475247D1 DE8585900368T DE3475247T DE3475247D1 DE 3475247 D1 DE3475247 D1 DE 3475247D1 DE 8585900368 T DE8585900368 T DE 8585900368T DE 3475247 T DE3475247 T DE 3475247T DE 3475247 D1 DE3475247 D1 DE 3475247D1
- Authority
- DE
- Germany
- Prior art keywords
- making
- bipolar junction
- junction transistor
- transistor
- bipolar
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000004519 manufacturing process Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
- H01L29/66272—Silicon vertical transistors
- H01L29/66287—Silicon vertical transistors with a single crystalline emitter, collector or base including extrinsic, link or graft base formed on the silicon substrate, e.g. by epitaxy, recrystallisation, after insulating device isolation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/732—Vertical transistors
- H01L29/7325—Vertical transistors having an emitter-base junction leaving at a main surface and a base-collector junction leaving at a peripheral surface of the body, e.g. mesa planar transistor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/011—Bipolar transistors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/092—Laser beam processing-diodes or transistor
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/558,252 US4523370A (en) | 1983-12-05 | 1983-12-05 | Process for fabricating a bipolar transistor with a thin base and an abrupt base-collector junction |
PCT/US1984/001982 WO1985002714A1 (en) | 1983-12-05 | 1984-12-04 | Method of making a bipolar junction transistor |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3475247D1 true DE3475247D1 (en) | 1988-12-22 |
Family
ID=24228795
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8585900368T Expired DE3475247D1 (en) | 1983-12-05 | 1984-12-04 | Method of making a bipolar junction transistor |
Country Status (5)
Country | Link |
---|---|
US (1) | US4523370A (de) |
EP (1) | EP0165971B1 (de) |
JP (1) | JPS61500642A (de) |
DE (1) | DE3475247D1 (de) |
WO (1) | WO1985002714A1 (de) |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1197628A (en) * | 1984-01-05 | 1985-12-03 | Thomas W. Macelwee | Fabrication of stacked mos devices |
US4617066A (en) * | 1984-11-26 | 1986-10-14 | Hughes Aircraft Company | Process of making semiconductors having shallow, hyperabrupt doped regions by implantation and two step annealing |
US4651410A (en) * | 1984-12-18 | 1987-03-24 | Semiconductor Division Thomson-Csf Components Corporation | Method of fabricating regions of a bipolar microwave integratable transistor |
GB8507624D0 (en) * | 1985-03-23 | 1985-05-01 | Standard Telephones Cables Ltd | Semiconductor devices |
EP0211634B1 (de) * | 1985-08-02 | 1994-03-23 | Sel Semiconductor Energy Laboratory Co., Ltd. | Verfahren und Gerät zur Herstellung von Halbleitervorrichtungen |
US5296405A (en) * | 1985-08-02 | 1994-03-22 | Semiconductor Energy Laboratory Co.., Ltd. | Method for photo annealing non-single crystalline semiconductor films |
US5753542A (en) | 1985-08-02 | 1998-05-19 | Semiconductor Energy Laboratory Co., Ltd. | Method for crystallizing semiconductor material without exposing it to air |
GB2180688B (en) * | 1985-09-21 | 1989-09-13 | Stc Plc | Transistors |
DE3545244A1 (de) * | 1985-12-20 | 1987-06-25 | Licentia Gmbh | Strukturierter halbleiterkoerper |
JPH01179342A (ja) * | 1988-01-05 | 1989-07-17 | Toshiba Corp | 複合半導体結晶体 |
US4929995A (en) * | 1988-02-16 | 1990-05-29 | Honeywell Inc. | Selective integrated circuit interconnection |
US5518937A (en) * | 1988-03-11 | 1996-05-21 | Fujitsu Limited | Semiconductor device having a region doped to a level exceeding the solubility limit |
US5270224A (en) * | 1988-03-11 | 1993-12-14 | Fujitsu Limited | Method of manufacturing a semiconductor device having a region doped to a level exceeding the solubility limit |
EP0332101B1 (de) * | 1988-03-11 | 1997-06-04 | Fujitsu Limited | Halbleiterbauelement mit einem über die Löslichkeitsgrenze dotierten Bereich |
US5262672A (en) * | 1989-08-09 | 1993-11-16 | National Semiconductor Corporation | Apparatus for improvement of interconnection capacitance |
US5185276A (en) * | 1990-01-31 | 1993-02-09 | International Business Machines Corporation | Method for improving low temperature current gain of bipolar transistors |
US5930608A (en) | 1992-02-21 | 1999-07-27 | Semiconductor Energy Laboratory Co., Ltd. | Method of fabricating a thin film transistor in which the channel region of the transistor consists of two portions of differing crystallinity |
US5578520A (en) | 1991-05-28 | 1996-11-26 | Semiconductor Energy Laboratory Co., Ltd. | Method for annealing a semiconductor |
US5766344A (en) * | 1991-09-21 | 1998-06-16 | Semiconductor Energy Laboratory Co., Ltd. | Method for forming a semiconductor |
US5591674A (en) * | 1991-12-30 | 1997-01-07 | Lucent Technologies Inc. | Integrated circuit with silicon contact to silicide |
US5266504A (en) * | 1992-03-26 | 1993-11-30 | International Business Machines Corporation | Low temperature emitter process for high performance bipolar devices |
US7097712B1 (en) | 1992-12-04 | 2006-08-29 | Semiconductor Energy Laboratory Co., Ltd. | Apparatus for processing a semiconductor |
US6897100B2 (en) | 1993-11-05 | 2005-05-24 | Semiconductor Energy Laboratory Co., Ltd. | Method for processing semiconductor device apparatus for processing a semiconductor and apparatus for processing semiconductor device |
CN1052566C (zh) | 1993-11-05 | 2000-05-17 | 株式会社半导体能源研究所 | 制造半导体器件的方法 |
US6800875B1 (en) | 1995-11-17 | 2004-10-05 | Semiconductor Energy Laboratory Co., Ltd. | Active matrix electro-luminescent display device with an organic leveling layer |
JPH09146108A (ja) * | 1995-11-17 | 1997-06-06 | Semiconductor Energy Lab Co Ltd | 液晶表示装置およびその駆動方法 |
TW439003B (en) * | 1995-11-17 | 2001-06-07 | Semiconductor Energy Lab | Display device |
TW309633B (de) * | 1995-12-14 | 1997-07-01 | Handotai Energy Kenkyusho Kk | |
JPH10284431A (ja) * | 1997-04-11 | 1998-10-23 | Sharp Corp | Soi基板の製造方法 |
US6475836B1 (en) * | 1999-03-29 | 2002-11-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
KR100566675B1 (ko) * | 2004-12-14 | 2006-03-31 | 삼성전자주식회사 | 반도체 장치와 그 제조 방법 |
DE102007010563A1 (de) * | 2007-02-22 | 2008-08-28 | IHP GmbH - Innovations for High Performance Microelectronics/Institut für innovative Mikroelektronik | Selektives Wachstum von polykristallinem siliziumhaltigen Halbleitermaterial auf siliziumhaltiger Halbleiteroberfläche |
US8810005B1 (en) | 2013-03-01 | 2014-08-19 | International Business Machines Corporation | Bipolar device having a monocrystalline semiconductor intrinsic base to extrinsic base link-up region |
US8946861B2 (en) | 2013-06-11 | 2015-02-03 | International Business Machines Corporation | Bipolar device having a monocrystalline semiconductor intrinsic base to extrinsic base link-up region |
US20160313577A1 (en) * | 2015-04-23 | 2016-10-27 | Laxense Inc. | Dual-junction optical modulator and the method to make the same |
RU2751982C1 (ru) * | 2020-03-18 | 2021-07-21 | Федеральное государственное бюджетное образовательное учреждение высшего образования «Кабардино-Балкарский государственный университет им. Х.М. Бербекова» (КБГУ) | Способ изготовления полупроводникового прибора |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4190949A (en) * | 1977-11-14 | 1980-03-04 | Tokyo Shibaura Denki Kabushiki Kaisha | Method for manufacturing a semiconductor device |
NL7810549A (nl) * | 1978-10-23 | 1980-04-25 | Philips Nv | Werkwijze voor het vervaardigen van een halfgeleider- inrichting. |
US4272880A (en) * | 1979-04-20 | 1981-06-16 | Intel Corporation | MOS/SOS Process |
JPS561556A (en) * | 1979-06-18 | 1981-01-09 | Hitachi Ltd | Semiconductor device |
US4252581A (en) * | 1979-10-01 | 1981-02-24 | International Business Machines Corporation | Selective epitaxy method for making filamentary pedestal transistor |
US4452645A (en) * | 1979-11-13 | 1984-06-05 | International Business Machines Corporation | Method of making emitter regions by implantation through a non-monocrystalline layer |
US4269631A (en) * | 1980-01-14 | 1981-05-26 | International Business Machines Corporation | Selective epitaxy method using laser annealing for making filamentary transistors |
US4357622A (en) * | 1980-01-18 | 1982-11-02 | International Business Machines Corporation | Complementary transistor structure |
DE3016553A1 (de) * | 1980-04-29 | 1981-11-05 | Siemens AG, 1000 Berlin und 8000 München | Planartransistor, insbesondere fuer i(pfeil hoch)2(pfeil hoch) l-strukturen |
JPS5737870A (en) * | 1980-08-20 | 1982-03-02 | Toshiba Corp | Semiconductor device |
US4437897A (en) * | 1982-05-18 | 1984-03-20 | International Business Machines Corporation | Fabrication process for a shallow emitter/base transistor using same polycrystalline layer |
-
1983
- 1983-12-05 US US06/558,252 patent/US4523370A/en not_active Expired - Lifetime
-
1984
- 1984-12-04 WO PCT/US1984/001982 patent/WO1985002714A1/en active IP Right Grant
- 1984-12-04 EP EP85900368A patent/EP0165971B1/de not_active Expired
- 1984-12-04 DE DE8585900368T patent/DE3475247D1/de not_active Expired
- 1984-12-04 JP JP59504480A patent/JPS61500642A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
US4523370A (en) | 1985-06-18 |
EP0165971B1 (de) | 1988-11-17 |
EP0165971A1 (de) | 1986-01-02 |
JPH0473619B2 (de) | 1992-11-24 |
JPS61500642A (ja) | 1986-04-03 |
WO1985002714A1 (en) | 1985-06-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3475247D1 (en) | Method of making a bipolar junction transistor | |
DE3165332D1 (en) | Method of making a bipolar transistor structure | |
DE3271346D1 (en) | Method of making integrated bipolar transistors of very small dimensions | |
JPS56110261A (en) | Method of manufacturing bipolar transistor | |
DE3274698D1 (en) | Method of producing a bipolar transistor | |
DE3466138D1 (en) | Method for making lateral bipolar transistors | |
JPS56126967A (en) | Method of producing bipolar transistor | |
JPS57157572A (en) | Method of producing transistor | |
JPS57177581A (en) | Josephoson junction integrated circuit and method of producing same | |
EP0132621A3 (en) | Autoradiographic gene-screening method | |
JPS57134974A (en) | Method of forming p-n junction | |
EP0170250A3 (en) | Bipolar transistor and method for producing the bipolar transistor | |
DE3569313D1 (en) | Method of manufacturing gaas field effect transistor | |
DE3570273D1 (en) | Method of bonding plastic pipes | |
EP0211353A3 (en) | Method for the manufacture of a field effect transistor | |
GB2206448B (en) | A method of producing a semiconductor device | |
DE3264480D1 (en) | Method of making a field effect transistor | |
DE3276978D1 (en) | Method for producing a bipolar transistor | |
DE3562634D1 (en) | Semiconductor production method | |
EP0153686A3 (en) | Method for making transistor | |
DE3274404D1 (en) | Method of making schottky diodes | |
DE3368344D1 (en) | Method of making bipolar planar transistors | |
DE3570804D1 (en) | A bipolar hetero-junction transistor and method of producing the same | |
JPS56122163A (en) | Method of manufacturing selffaligned lateral bipolar transistor | |
DE3466322D1 (en) | Process for fabricating bipolar transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: NCR INTERNATIONAL INC., DAYTON, OHIO, US |
|
8328 | Change in the person/name/address of the agent |
Free format text: KAHLER, K., DIPL.-ING., 8948 MINDELHEIM KAECK, J., DIPL.-ING. DIPL.-WIRTSCH.-ING., 8910 LANDSBERG FIENER, J., PAT.-ANWAELTE, 8948 MINDELHEIM |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: AT&T GLOBAL INFORMATION SOLUTIONS INTERNATIONAL IN |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: AT&T GLOBAL INFORMATION SOLUTIONS INTERNATIONAL IN |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: NCR INTERNATIONAL, INC. (N.D.GES.D.STAATES DELAWAR |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: NCR INTERNATIONAL, INC. (N.D.GES.D.STAATES DELAWAR |
|
8328 | Change in the person/name/address of the agent |
Free format text: V. BEZOLD & SOZIEN, 80799 MUENCHEN |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: HYNIX SEMICONDUCTOR INC., ICHON, KYONGGI, KR Owner name: NCR INTERNATIONAL, INC. (N.D.GES.D.STAATES DEL, US |