DE19882870T1 - Verfahren und Einrichtung zum Weiterleiten eines Signals zwischen synchronen Taktdomänen, die bei einem nicht-ganzzahligen Frequenzverhältnis arbeiten - Google Patents
Verfahren und Einrichtung zum Weiterleiten eines Signals zwischen synchronen Taktdomänen, die bei einem nicht-ganzzahligen Frequenzverhältnis arbeitenInfo
- Publication number
- DE19882870T1 DE19882870T1 DE19882870T DE19882870T DE19882870T1 DE 19882870 T1 DE19882870 T1 DE 19882870T1 DE 19882870 T DE19882870 T DE 19882870T DE 19882870 T DE19882870 T DE 19882870T DE 19882870 T1 DE19882870 T1 DE 19882870T1
- Authority
- DE
- Germany
- Prior art keywords
- forwarding
- signal
- frequency ratio
- synchronous clock
- clock domains
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/985,390 US6049887A (en) | 1997-12-04 | 1997-12-04 | Method and apparatus for propagating a signal between synchronous clock domains operating at a non-integer frequency ratio |
PCT/US1998/023773 WO1999028806A2 (en) | 1997-12-04 | 1998-11-09 | Method and apparatus for propagating a signal between synchronous clock domains operating at a non-integer frequency ratio |
Publications (2)
Publication Number | Publication Date |
---|---|
DE19882870T1 true DE19882870T1 (de) | 2001-06-21 |
DE19882870C2 DE19882870C2 (de) | 2003-09-25 |
Family
ID=25531437
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19882870T Expired - Fee Related DE19882870C2 (de) | 1997-12-04 | 1998-11-09 | Verfahren und Einrichtung zum Weiterleiten eines Signals zwischen synchronen Taktdomänen, die bei einem nicht-ganzzahligen Frequenzverhältnis arbeiten |
Country Status (5)
Country | Link |
---|---|
US (1) | US6049887A (de) |
AU (1) | AU1388499A (de) |
DE (1) | DE19882870C2 (de) |
TW (1) | TW459172B (de) |
WO (1) | WO1999028806A2 (de) |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7363401B1 (en) * | 1997-12-15 | 2008-04-22 | Intel Corporation | Method and apparatus for controlling bus transactions depending on bus clock frequency |
US6535565B1 (en) * | 1999-03-16 | 2003-03-18 | Level One Communications, Inc. | Receiver rate converter phase calculation apparatus and method |
US6516362B1 (en) * | 1999-08-23 | 2003-02-04 | Advanced Micro Devices, Inc. | Synchronizing data between differing clock domains |
US7007187B1 (en) * | 2000-06-30 | 2006-02-28 | Intel Corporation | Method and apparatus for an integrated circuit having flexible-ratio frequency domain cross-overs |
US7333516B1 (en) * | 2000-07-20 | 2008-02-19 | Silicon Graphics, Inc. | Interface for synchronous data transfer between domains clocked at different frequencies |
US6748039B1 (en) * | 2000-08-11 | 2004-06-08 | Advanced Micro Devices, Inc. | System and method for synchronizing a skip pattern and initializing a clock forwarding interface in a multiple-clock system |
US6377096B1 (en) * | 2000-10-24 | 2002-04-23 | Hewlett-Packard Company | Static to dynamic logic interface circuit |
US6792554B2 (en) * | 2000-12-11 | 2004-09-14 | International Business Machines Corporation | Method and system for synchronously transferring data between clock domains sourced by the same clock |
DE10121165B4 (de) | 2001-04-30 | 2011-02-03 | Qimonda Ag | Verfahren und Vorrichtung zum Initialisieren einer asynchronen Latch-Kette |
DE10122702C2 (de) | 2001-05-10 | 2003-08-21 | Infineon Technologies Ag | Verfahren und Vorrichtung zum Erzeugen eines zweiten Signals mit einem auf einem zweiten Takt basierenden Takt aus einem ersten Signal mit einem ersten Takt |
US6766396B2 (en) * | 2001-06-07 | 2004-07-20 | Lucent Technologies Inc. | PC16550D UART line status register data ready bit filter and latch |
US7296174B2 (en) * | 2002-10-11 | 2007-11-13 | Broadcom Corporation | Apparatus and method to interface two different clock domains |
US7107393B1 (en) | 2003-03-28 | 2006-09-12 | Xilinx, Inc. | Systems and method for transferring data asynchronously between clock domains |
US7310396B1 (en) | 2003-03-28 | 2007-12-18 | Xilinx, Inc. | Asynchronous FIFO buffer for synchronizing data transfers between clock domains |
US6987404B2 (en) * | 2003-10-10 | 2006-01-17 | Via Technologies, Inc. | Synchronizer apparatus for synchronizing data from one clock domain to another clock domain |
US7515666B2 (en) * | 2005-07-29 | 2009-04-07 | International Business Machines Corporation | Method for dynamically changing the frequency of clock signals |
US7451338B2 (en) * | 2005-09-30 | 2008-11-11 | Intel Corporation | Clock domain crossing |
US7936789B2 (en) * | 2006-03-31 | 2011-05-03 | Intel Corporation | Disparate clock domain synchronization |
US8001409B2 (en) * | 2007-05-18 | 2011-08-16 | Globalfoundries Inc. | Synchronization device and methods thereof |
JP2009044489A (ja) * | 2007-08-09 | 2009-02-26 | Panasonic Corp | 転送性能最適化機能付非同期吸収回路 |
US7733130B2 (en) * | 2008-03-06 | 2010-06-08 | Oracle America, Inc. | Skew tolerant communication between ratioed synchronous clocks |
US8089378B1 (en) * | 2009-02-18 | 2012-01-03 | Marvell Israel (M.I.S.L) Ltd. | Synchronous multi-clock protocol converter |
US8498373B2 (en) * | 2011-09-20 | 2013-07-30 | Arm Limited | Generating a regularly synchronised count value |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07114074B2 (ja) * | 1985-12-18 | 1995-12-06 | 株式会社日立製作所 | 半導体記憶装置 |
US4935894A (en) * | 1987-08-31 | 1990-06-19 | Motorola, Inc. | Multi-processor, multi-bus system with bus interface comprising FIFO register stocks for receiving and transmitting data and control information |
DE69125652T2 (de) * | 1990-06-05 | 1997-09-11 | Hitachi Maxell | Berührungsloser IC-Aufzeichnungsträger |
US5588152A (en) * | 1990-11-13 | 1996-12-24 | International Business Machines Corporation | Advanced parallel processor including advanced support hardware |
US5448715A (en) * | 1992-07-29 | 1995-09-05 | Hewlett-Packard Company | Dual clock domain interface between CPU and memory bus |
US5471587A (en) * | 1992-09-30 | 1995-11-28 | Intel Corporation | Fractional speed bus coupling |
JP3400824B2 (ja) * | 1992-11-06 | 2003-04-28 | 三菱電機株式会社 | 半導体記憶装置 |
US5535377A (en) * | 1994-01-31 | 1996-07-09 | Dell Usa, L.P. | Method and apparatus for low latency synchronization of signals having different clock speeds |
US5600824A (en) * | 1994-02-04 | 1997-02-04 | Hewlett-Packard Company | Clock generating means for generating bus clock and chip clock synchronously having frequency ratio of N-1/N responsive to synchronization signal for inhibiting data transfer |
US5654988A (en) * | 1995-09-29 | 1997-08-05 | Intel Corporation | Apparatus for generating a pulse clock signal for a multiple-stage synchronizer |
US5768550A (en) * | 1995-11-21 | 1998-06-16 | International Business Machines Corporation | Bus interface logic system |
US5905766A (en) * | 1996-03-29 | 1999-05-18 | Fore Systems, Inc. | Synchronizer, method and system for transferring data |
-
1997
- 1997-12-04 US US08/985,390 patent/US6049887A/en not_active Expired - Lifetime
-
1998
- 1998-11-09 WO PCT/US1998/023773 patent/WO1999028806A2/en active Application Filing
- 1998-11-09 AU AU13884/99A patent/AU1388499A/en not_active Abandoned
- 1998-11-09 DE DE19882870T patent/DE19882870C2/de not_active Expired - Fee Related
- 1998-12-04 TW TW087120196A patent/TW459172B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
WO1999028806A2 (en) | 1999-06-10 |
US6049887A (en) | 2000-04-11 |
TW459172B (en) | 2001-10-11 |
WO1999028806A3 (en) | 1999-08-26 |
AU1388499A (en) | 1999-06-16 |
DE19882870C2 (de) | 2003-09-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE19882870T1 (de) | Verfahren und Einrichtung zum Weiterleiten eines Signals zwischen synchronen Taktdomänen, die bei einem nicht-ganzzahligen Frequenzverhältnis arbeiten | |
DE69732969D1 (de) | Verfahren und einrichtung zum transformieren eines signals | |
DE59902701D1 (de) | Verfahren zum synchronisieren von mehreren digitalen eingangssignalen | |
FI980732A (fi) | Menetelmä tiedonsiirtovirtauksen kytkemiseksi | |
DE69624698D1 (de) | Verfahren zum empfang und suchen eines in bursts ausgesandten signals | |
DE69633055D1 (de) | Digitales mehrträgersignal und verfahren zum senden und empfangen eines solchen signals | |
DE69627737D1 (de) | Verfahren und Einrichtung zum Empfang von durch Intersymbolinterferenz getroffenen Signalen | |
GB9915842D0 (en) | Methods and apparatus for analysing a signal | |
DE69614468D1 (de) | Verfahren und Schaltung zum Detektieren eines Datensynchronisationssignals | |
DE69901831T2 (de) | Schaltung und verfahren zum kalibrieren der phasenabweichung zwischen mehreren analog-digital-wandlern in einem datenerfassungssystem | |
DE69739776D1 (de) | Verfahren zum Empfangen und Empfänger für OFDM-Signale | |
DE69629986D1 (de) | Verfahren und Gerät zum Kodieren digitaler akustischer Signale | |
GB2353156B (en) | Method and apparatus for varying a clock frequency on a phase by phase basis | |
DE69828347D1 (de) | Verfahren und Vorrichtung zum Extrahieren eines Taktsignals | |
DE69737903D1 (de) | Verfahren und Vorrichtung für eine störungsfreie Umschaltung zwischen redundanten Signalen | |
DE69734954D1 (de) | Verfahren und Vorrichtung zur Einphasung von digitalen Zeitsignalen wie z.B. einem Taktsignal und einem Datenstrom | |
GB2300790B (en) | Method and apparatus for symbol clock recovery from signal having wide frequency possibilities | |
DE69617635D1 (de) | Zwischenfrequenzverstärker und verfahren zum erzeugen eines die empfangsstärke anzeigenden signals | |
DE69934811D1 (de) | Verafhrten zum trennen eines gewünschnten signals von einem störsignal | |
DE10084503T1 (de) | Verfahren und Vorrichtung zum Korrigieren von asymmetrischen digitalen Lesesignalen | |
DE69832674D1 (de) | Phasenregelkreis und Verfahren zur Rückgewinnung eines Taktsignals | |
DE69719466D1 (de) | Schaltung und Verfahren zum Erzeugen eines Impulssignals | |
GB2345221B (en) | A method and a telecommunuication apparatus for creating an alerting signal | |
DE69613763D1 (de) | Verfahren zur Digitalisierung eines Signals mit Zwischenfrequenz, insbesondere ein Fernsehsignal, und Schaltung zur Durchführung des Verfahrens | |
FI19991977A (fi) | Menetelmä ja laite signaalin tuottamiseksi |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
8607 | Notification of search results after publication | ||
8304 | Grant after examination procedure | ||
8364 | No opposition during term of opposition | ||
R119 | Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee |
Effective date: 20110531 |