DE102011002539A1 - Method for applying solder bumps on contacting surface of e.g. wafer to produce wafer level package, involves spraying solder paste portions on pads by jet printing process, and melting portions to solder bumps in nitrogen atmosphere - Google Patents
Method for applying solder bumps on contacting surface of e.g. wafer to produce wafer level package, involves spraying solder paste portions on pads by jet printing process, and melting portions to solder bumps in nitrogen atmosphere Download PDFInfo
- Publication number
- DE102011002539A1 DE102011002539A1 DE201110002539 DE102011002539A DE102011002539A1 DE 102011002539 A1 DE102011002539 A1 DE 102011002539A1 DE 201110002539 DE201110002539 DE 201110002539 DE 102011002539 A DE102011002539 A DE 102011002539A DE 102011002539 A1 DE102011002539 A1 DE 102011002539A1
- Authority
- DE
- Germany
- Prior art keywords
- wafer
- solder
- solder bumps
- solder paste
- pads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1131—Manufacturing methods by local deposition of the material of the bump connector in liquid form
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/11848—Thermal treatments, e.g. annealing, controlled cooling
- H01L2224/11849—Reflowing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
- H01L2224/13007—Bump connector smaller than the underlying bonding area, e.g. than the under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L2224/742—Apparatus for manufacturing bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
Abstract
Description
Die Erfindung betrifft ein Verfahren zum Aufbringen von Lothügeln auf eine mit Lötpads versehene Kontaktierungsoberfläche eines Wafers für Wafer Level Packages oder eines rekonfigurierten Wafers für Embedded Wafer Level Packages.The invention relates to a method for applying solder bumps to a solder pads contacting surface of a wafer for Wafer Level Packages or a reconfigured wafer for embedded wafer level packages.
Wafer oder rekonfigurierte Wafer werden häufig auf einer Kontaktierungsseite mit Lothügeln zur elektrischen Kontaktierung von auf ihnen aufgebrachten elektronischen Bauelementen versehen, wobei die Lothügel beispielsweise als Kugelgitter (Ball Grid Array) angeordnet werden.Wafers or reconfigured wafers are often provided on a contacting side with solder bumps for making electrical contact with electronic components applied to them, the solder bumps being arranged, for example, as a ball grid array.
Es sind bereits verschiedene Verfahren bekannt, um Wafer und rekonfigurierte Wafer mit Lothügeln auszurüsten. Man kann beispielsweise
- – durch eine metallische Schablone Lotpaste auftragen und diese dann zu Lothügeln aufschmelzen,
- – durch eine Photolackschablone Lotpaste auftragen, diese dann zu Lothügeln aufschmelzen und anschließend den Lack entfernen,
- – eine Lotlegierung galvanisch auf Lötpads abscheiden und diese anschließend zu Lothügeln aufschmelzen,
- – eine Lotlegierung durch eine Schablone aufdampfen und diese anschließend zu Lothügeln aufschmelzen,
- – vorgeformte Lotkugeln (Preformed Solder Balls) mit einer Schablone auf die Waferpads aufbringen und diese dann zu Lothügeln aufschmelzen,
- – vorgeformte Lotkugeln mit einer Kapillare auf die Waferpads aufbringen und diese dann mit einem Laser zu Lothügeln aufschmelzen, oder
- – vorgeformte Lotkugeln mit einem schablonenartigen Transfer-Chuck ansaugen, auf Lötpads absetzen und dann zu Lothügeln aufschmelzen.
- - apply solder paste through a metallic stencil and then melt it into solder bumps,
- - Apply solder paste through a photoresist template, then melt to solder holes and then remove the paint,
- - Electrode a solder alloy galvanically on solder pads and then melt them to solder bumps,
- - evaporate a solder alloy through a stencil and then melt it into solder bumps,
- - Apply preformed solder balls (Preformed Solder Balls) to the wafer pads with a template and then melt them into solder bumps.
- - Apply pre-formed solder balls with a capillary to the wafer pads and then melt them with a laser to solder bumps, or
- - suck in preformed solder balls with a stencil-like transfer chuck, place on soldering pads and then melt into solder bumps.
Der Erfindung liegt die Aufgabe zu Grunde, ein verbessertes Verfahren zum Aufbringen von Lothügeln auf Wafer und rekonfigurierte Wafer anzugeben.The invention is based on the object of specifying an improved method for applying solder bumps to wafers and reconfigured wafers.
Die Aufgabe wird erfindungsgemäß durch die Merkmale des Anspruchs 1 gelöst.The object is achieved by the features of
Vorteilhafte Ausgestaltungen der Erfindung sind Gegenstand der Unteransprüche.Advantageous embodiments of the invention are the subject of the dependent claims.
Bei dem erfindungsgemäßen Verfahren werden Lothügel auf eine mit Lötpads versehene Kontaktierungsoberfläche eines Wafers für Wafer Level Packages oder eines rekonfigurierten Wafers für Embedded Wafer Level Packages aufgebracht, indem Lotpasteportionen auf Lötpads gespritzt and anschließend zu Lothügeln aufgeschmolzen werden.In the method according to the invention, solder bumps are applied to a solder pads contacting surface of a wafer for Wafer Level Packages or a reconfigured wafer for embedded wafer level packages by sprayed solder paste portions on solder pads and then melted to solder bumps.
Verglichen mit aus dem Stand der Technik bekannten Verfahren hat das erfindungsgemäße Verfahren vor allem den Vorteil, einfacher und kostengünstiger zu sein und trotzdem qualitativ hochwertige Lothügel auf Wafern und rekonfigurierten Wafern zu erzeugen. Insbesondere werden bei dem erfindungsgemäßen Verfahren keine vorgeformten Lotkugeln benötigt oder verwendet, die je nach Lothügelgröße und bezogen auf die Lotmasse um einen Faktor 10 bis 50 teurer als die verwendete Lotpaste sind. Außerdem sind kein zusätzliches Flussmittel und kein zusätzliches Flussmittelauftragen wie bei Verfahren, bei denen vorgeformte Lotkugeln verwendet werden, nötig, da Lotpaste bereits Flussmittel enthält. Weiterhin entstehen bei dem erfindungsgemäßen Verfahren keine Kosten für eine Schablonenbeschaffung, Schablonenlagerhaltung und Schablonenreinigung wie bei Verfahren, bei denen Schablonen verwendet werden. Außerdem entstehen keine Lotpasteverluste und keine Lotpasteabfälle wie bei Schablonen verwendenden Verfahren.Compared with methods known from the prior art, the method according to the invention has the particular advantage of being simpler and less expensive and still producing high-quality solder bumps on wafers and reconfigured wafers. In particular, no preformed solder balls are needed or used in the inventive method, which are more expensive depending on the Lothügelgröße and based on the solder mass by a factor of 10 to 50 than the solder paste used. In addition, no additional flux and flux is required, as in processes using preformed solder balls, since solder paste already contains flux. Furthermore, in the method according to the invention, there are no costs for stencil procurement, stencil storage and stencil cleaning, as in the case of stencil-use methods. In addition, there are no loss of solder paste and solder paste waste, as in stencil-using methods.
Vorzugsweise werden die Lotpasteportionen mittels eines Jet-Printing-Verfahrens auf Lötpads gespritzt. Unter einem Jet-Printing-Verfahren zum Aufspritzen von Lotpaste wird dabei ein Verfahren verstanden, bei dem Lotpaste mittels eines Lotpastendruckers in mit dem Aufspritzen von Tinte mittels eines Tintenstrahldruckers vergleichbarer Weise aufgespritzt wird. Derartige Verfahren werden bereits für den schablonenfreien Lotpastenauftrag auf Leiterplatten verwendet und werden hier vorteilhaft auch für den schablonenfreien Lotpastenauftrag auf Lötpads von Wafern und rekonfigurierten Wafern vorgeschlagen.The solder paste portions are preferably sprayed onto soldering pads by means of a jet printing method. A jet printing method for spraying solder paste is understood to mean a method in which solder paste is sprayed by means of a solder paste printer in a manner comparable with the spraying of ink by means of an ink jet printer. Such methods are already used for stencil-free solder paste application on printed circuit boards and are advantageously proposed here also for stencil-free solder paste application on solder pads of wafers and reconfigured wafers.
Die Lotpasteportionen werden vorzugsweise in einer Stickstoffatmosphäre aufgeschmolzen. Dadurch wird vorteilhaft eine Oxidation von Lotpaste beim Aufschmelzen verhindert.The solder paste portions are preferably melted in a nitrogen atmosphere. This advantageously prevents oxidation of solder paste during melting.
In einer besonders bevorzugten Ausgestaltung des erfindungsgemäßen Verfahrens wird der Wafer oder rekonfigurierte Wafer während des Aufschmelzens der Lotpasteportionen auf einer Kreisbahn um ein Drehzentrum bewegt, wobei die Kontaktierungsoberfläche zu jedem Zeitpunkt wenigstens näherungsweise senkrecht auf einer Geraden durch das Drehzentrum und den Schwerpunkt des Wafers oder rekonfigurierten Wafers steht und auf einer von dem Drehzentrum abgewandten Seite des Wafers oder rekonfigurierten Wafers liegt. Ferner wird die Kreisbewegung mit einer Winkelgeschwindigkeit ausgeführt, die ausreicht, um die Lotpasteportionen durch die an ihnen angreifenden Fliehkräfte zu länglichen Lothügeln zu formen, die wenigstens näherungsweise senkrecht von der Kontaktierungsoberfläche abstehen. Diese Ausgestaltung des Verfahrens ermöglicht die Erzeugung länglich geformter Lothügel, die nach Art von Spitzen oder Zacken von der Kontaktierungsoberfläche abstehen. Derart ausgebildete Lothügel ermöglichen eine besonders hohe Board-Level-Zuverlässigkeit von Wafern und rekonfigurierten Wafern, insbesondere für große auf ihnen angeordnete integrierte Schaltkreise. Daher eignet sich diese Ausgestaltung des Verfahrens insbesondere vorteilhaft für mit großen integrierten Schaltkreisen versehene Wafer und rekonfigurierte Wafer.In a particularly preferred embodiment of the method according to the invention, the wafer or reconfigured wafer is moved on a circular path around a center of rotation during the melting of the solder paste portions, wherein the contacting surface at any time at least approximately perpendicular to a straight line through the center of rotation and the center of gravity of the wafer or reconfigured wafer is located on a side remote from the center of rotation of the wafer or reconfigured wafer. Furthermore, the circular movement is carried out at an angular velocity sufficient to form the solder paste portions by the centrifugal forces acting on them to elongated solder bumps which project at least approximately perpendicularly from the contacting surface. This embodiment of the method enables the production of oblong shaped solder bumps, the type of peaks or prongs of protrude the contacting surface. Thus formed solder bumps allow a particularly high board-level reliability of wafers and reconfigured wafers, especially for large integrated circuits arranged on them. Therefore, this embodiment of the method is particularly advantageous for wafers provided with large integrated circuits and reconfigured wafers.
Die Bewegung des Wafers oder rekonfigurierten Wafers auf der Kreisbahn wird dabei vorzugsweise mittels einer Zentrifuge erzeugt, in die der Wafer oder rekonfigurierte Wafer eingebracht wird. Auf diese Weise können insbesondere vorteilhaft auch mehrere Wafer oder rekonfigurierte Wafer gleichzeitig bearbeitet werden, indem sie entlang einer Kreislinie um das Drehzentrum hintereinander in der Zentrifuge angeordnet werden. Ferner können durch Änderung des Abstands vom Drehzentrum, in dem die Wafer oder rekonfigurierten Wafer in der Zentrifuge angeordnet werden, und/oder der Rotationsgeschwindigkeit der Zentrifuge die auf die Lotpasteportionen wirkenden Fliehkräfte geändert werden und die Länge der entstehenden Lothügel vorteilhaft beeinflusst werden.The movement of the wafer or reconfigured wafer on the circular path is preferably generated by means of a centrifuge, in which the wafer or reconfigured wafer is introduced. In this way, it is particularly advantageous if several wafers or reconfigured wafers can be processed simultaneously by being arranged along a circular line around the center of rotation one behind the other in the centrifuge. Further, by changing the distance from the center of rotation in which the wafers or reconfigured wafers are placed in the centrifuge and / or the rotational speed of the centrifuge, the centrifugal forces acting on the solder paste portions can be changed and the length of the resulting solder bumps advantageously affected.
Ausführungsbeispiele der Erfindung werden im Folgenden anhand von Zeichnungen näher erläutert.Embodiments of the invention are explained in more detail below with reference to drawings.
Darin zeigen:Show:
Einander entsprechende Teile sind in allen Figuren mit den gleichen Bezugszeichen versehen.Corresponding parts are provided in all figures with the same reference numerals.
Auf jedes Lötpad
Zum Aufschmelzen der Lotpasteportionen
BezugszeichenlisteLIST OF REFERENCE NUMBERS
- 11
- Waferwafer
- 22
- Kontaktierungsoberflächebonding
- 33
- LotpasteportionLotpasteportion
- 44
- Lötpadsolder pad
- MM
- Drehzentrumturning center
- SS
- Schwerpunktmain emphasis
- AA
- GeradeJust
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE201110002539 DE102011002539A1 (en) | 2011-01-11 | 2011-01-11 | Method for applying solder bumps on contacting surface of e.g. wafer to produce wafer level package, involves spraying solder paste portions on pads by jet printing process, and melting portions to solder bumps in nitrogen atmosphere |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE201110002539 DE102011002539A1 (en) | 2011-01-11 | 2011-01-11 | Method for applying solder bumps on contacting surface of e.g. wafer to produce wafer level package, involves spraying solder paste portions on pads by jet printing process, and melting portions to solder bumps in nitrogen atmosphere |
Publications (1)
Publication Number | Publication Date |
---|---|
DE102011002539A1 true DE102011002539A1 (en) | 2012-07-12 |
Family
ID=46509608
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE201110002539 Withdrawn DE102011002539A1 (en) | 2011-01-11 | 2011-01-11 | Method for applying solder bumps on contacting surface of e.g. wafer to produce wafer level package, involves spraying solder paste portions on pads by jet printing process, and melting portions to solder bumps in nitrogen atmosphere |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE102011002539A1 (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020014703A1 (en) * | 1997-07-21 | 2002-02-07 | Capote Miguel A. | Semiconductor flip-chip package and method for the fabrication thereof |
DE102008008513A1 (en) * | 2007-02-16 | 2008-08-21 | Infineon Technologies Ag | Integrated circuit with conductive hills |
-
2011
- 2011-01-11 DE DE201110002539 patent/DE102011002539A1/en not_active Withdrawn
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020014703A1 (en) * | 1997-07-21 | 2002-02-07 | Capote Miguel A. | Semiconductor flip-chip package and method for the fabrication thereof |
DE102008008513A1 (en) * | 2007-02-16 | 2008-08-21 | Infineon Technologies Ag | Integrated circuit with conductive hills |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2293315B1 (en) | Melt-resistant conductor board and method for producing melt resistance | |
DE3810653C1 (en) | ||
DE102015107724B4 (en) | Method for producing a substrate arrangement, substrate arrangement, method for connecting an electronic component to a substrate arrangement and electronic component | |
DE112004002013T5 (en) | Paste for the formation of a link and the link formed from the paste | |
DE102012007804B4 (en) | Process for the technologically optimized execution of lead-free solder connections | |
EP2862426B1 (en) | Method for fabrication of pressure sensors | |
EP3233345A1 (en) | Method for void reduction in solder joints | |
EP1080615B1 (en) | Multiple printed panel for electronics components, and method for constructing bumps, soldering frames, spacers and similar on said multiple printed panel. | |
DE102013112348A1 (en) | Method for repairing a printed circuit board with at least one defective component | |
EP3276652A2 (en) | Method for producing a substrate arrangement with a glue prefixing means, corresponding substrate arrangement, method for connecting an electronic component with a substrate arrangement using a glue prefixing means formed on the electronic component and/or the substrate arrangement and an electronic component bonded with a substrate arrangement | |
DE102009050743A1 (en) | Semiconductor device and manufacturing method | |
DE2852132A1 (en) | METHOD AND DEVICE FOR BULK SOLDERING OF PRINTED CIRCUIT BOARDS EQUIPPED WITH COMPONENTS | |
DE102011002539A1 (en) | Method for applying solder bumps on contacting surface of e.g. wafer to produce wafer level package, involves spraying solder paste portions on pads by jet printing process, and melting portions to solder bumps in nitrogen atmosphere | |
DE10145420B4 (en) | Process for producing a solder joint | |
DE102004003521B3 (en) | Repair soldering head for component replacement with circulation of heat transfer medium used for melting solder for releasing component to be replaced | |
WO2007056997A1 (en) | Method for producing a contact arrangement between a microelectronic component and a supporting substrate as well as component unit produced by said method | |
DE2728330A1 (en) | Fluxless soldering of contacts and/or semiconductor slices - using solder preforms which are aligned in a jig and heated | |
DE10258081A1 (en) | Production of a solder stop arrangement for forming three-dimensional structures on wafers comprises depositing a seed layer on a wafer having a coating made from an organic material which leaves open the tip of the structure | |
EP0810051B1 (en) | Sandwich element and method of manufacturing | |
WO2004050286A1 (en) | Method for the application of solder material, use of a system for laser-aided direct metal deposition and contact surfaces with solder material | |
DE102016225246B4 (en) | Method of manufacturing an electronic component and electronic component | |
DE10049664C2 (en) | Removal and repair of contact bumps (de-bumping) | |
EP2559061B1 (en) | Method for forming solder deposits on protruding contacts of a substrate | |
DE19853153C1 (en) | Contacting a constructional element using solder joint covered with conducting polymer | |
DE102018201326B4 (en) | Contact arrangement, electronic power module and method for producing an electronic power module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R012 | Request for examination validly filed | ||
R120 | Application withdrawn or ip right abandoned | ||
R120 | Application withdrawn or ip right abandoned |
Effective date: 20120721 |