DE102008020924A1 - Electrical and/or mechanical connections manufacturing method for gamma or X-ray detectors, involves producing elevation as seed layer, metallic column and solder layer based on substrate or electronic element - Google Patents
Electrical and/or mechanical connections manufacturing method for gamma or X-ray detectors, involves producing elevation as seed layer, metallic column and solder layer based on substrate or electronic element Download PDFInfo
- Publication number
- DE102008020924A1 DE102008020924A1 DE102008020924A DE102008020924A DE102008020924A1 DE 102008020924 A1 DE102008020924 A1 DE 102008020924A1 DE 102008020924 A DE102008020924 A DE 102008020924A DE 102008020924 A DE102008020924 A DE 102008020924A DE 102008020924 A1 DE102008020924 A1 DE 102008020924A1
- Authority
- DE
- Germany
- Prior art keywords
- solder layer
- electronic component
- metallic column
- solder
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4007—Surface contacts, e.g. bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
- H01L2224/11472—Profile of the lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
- H01L2224/13006—Bump connector larger than the underlying bonding area, e.g. than the under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13609—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01052—Tellurium [Te]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0367—Metallic bump or raised conductor not used as solder bump
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/025—Abrading, e.g. grinding or sand blasting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
- H05K3/3473—Plating of solder
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
- H05K3/3485—Applying solder paste, slurry or powder
Abstract
Description
Die vorliegende Erfindung betrifft ein Verfahren gemäß dem Oberbegriff des Hauptanspruchs und ein Modul gemäß dem Oberbegriff des Nebenanspruchs.The The present invention relates to a method according to the Preamble of the main claim and a module according to the Generic term of the secondary claim.
Ein herkömmliches Verfahren zur Herstellung hochauflösender und hochpoliger Verbindungen von Chip zu Chip oder Chip zu Substrat ist die Erzeugung von Lotbumps durch schablonengedruckte Lotpaste und Reflow. Dieses Verfahren weist die Nachteile auf, dass die Höhentoleranzen sehr groß sind und die Lotpasten mit niedrigem Schmelzpunkt schlechter zu verarbeiten sind.One conventional process for producing high resolution and high-pole connections from chip to chip or chip to substrate is the production of solder bumps by stencil-printed solder paste and reflow. This method has the disadvantages that the height tolerances are very large and the solder pastes with low melting point worse to be processed.
Ein weiteres herkömmliches Verfahren ist das Erzeugen von Lotbumps durch Fotolithographie und galvanische Abscheidung. Dieses Verfahren weist die Nachteile auf, dass Elektrolyte zur Abscheidung von Niedertemperaturloten lediglich bedingt verfügbar sind und teuer und schwer zu prozessieren sind.One Another conventional method is the production of solder bumps by photolithography and galvanic deposition. This method points the disadvantages on that electrolytes for the deposition of low-temperature solders are only conditionally available and expensive and difficult too are processing.
Ein weiteres herkömmliches Verfahren ist das Platzieren von Lotkugeln. Dieses Verfahren ist lediglich für größere Pads und Pitches geeignet. Kleinere Lotkugeln mit einem Durchmesser von unter 200 μm in niederschmelzenden Legierungen sind lediglich bedingt verfügbar.One Another conventional method is the placement of Solder balls. This procedure is only for larger ones Pads and pitches suitable. Smaller solder balls with a diameter of less than 200 microns in low melting alloys only conditionally available.
Ein weiteres herkömmliches Verfahren ist das Erzeugen von Studbumps in Kombination mit Leitklebern oder mittels Thermosonic-Bonden. Das Studbumping ist als sequentieller Prozess teuer. Leitkleberverbindungen sind mechanisch nicht sehr stabil. Das Thermosonic-Bonden ist bei hochpoligen Verbindungen durch die erforderlichen hohen Kräfte nicht möglich.One Another conventional method is the generation of studbumps in combination with conductive adhesives or with Thermosonic bonding. Studbumping is expensive as a sequential process. Leitkleberverbindungen are not very stable mechanically. Thermosonic bonding is on high-poled connections by the required high forces not possible.
Die
Es ist Aufgabe der vorliegenden Erfindung bei maximalen Temperaturen von circa 180°C eine Verbindung von elektronischem Bauelement zu elektronischem Bauelement oder elektronischem Bauelement zu Substrat, insbesondere für Gamma- und Röntgendetektoren, mit einem Mittenabstand zwischen den Kontakten, beispielsweise im Bereich größer gleich 50 μm (hochauflösend), und vielen Kontakten (hochpolig) entsprechend der Fläche des Bauelements und zuverlässig bei Temperaturwechseln bereit zu stellen.It is object of the present invention at maximum temperatures from about 180 ° C a connection of electronic component to electronic component or electronic component to substrate, especially for gamma and x-ray detectors, with a center distance between the contacts, for example in the Range greater than or equal to 50 μm (high resolution), and many contacts (high-poled) according to the area of the device and reliable with temperature changes to provide.
Die Aufgabe wird durch ein Verfahren gemäß dem Hauptanspruch und ein Modul gemäß dem Nebenanspruch gelöst.The Task is by a method according to the main claim and solved a module according to the independent claim.
Weitere vorteilhafte Ausgestaltungen werden in Verbindung mit den Unteransprüchen beansprucht.Further advantageous embodiments are in conjunction with the subclaims claimed.
Gemäß einer vorteilhaften Ausgestaltung erfolgt ein Abscheiden des Seedlayers, der eine Startschicht zur elektrolytischen Abscheidung ist, auf dem Substrat oder dem zweiten elektronischen Bauelement, ein Aufbringen einer Fotofolie auf den Seedlayer und Fotostrukturieren einer Aussparung, ein galvanisches Erzeugen der metallischen Säule in der Aussparung auf dem Seedlayer, ein Erzeugen der Lotschicht auf der metallischen Säule, ein Entfernen der Fotofolie. Mittels der Kombination von metallischen Säulen unter dem Lotdepot und einer galvanischen Abscheidung über eine fotostrukturierbare Folie wird eine vorteilhafte Ausgangssituation für eine geeignete Kontaktierung mit einem zuverlässigen Feinpitch, das heißt einem Mittenabstand zwischen den Kontakten, beispielsweise im Bereich größer gleich 50 μm, mittels Löten bereitgestellt. Mittels der Verwendung einer Fotofolie können hohe metallische Säulen, bei einem kleinen Abstand der metallischen Säulen zueinander, galvanisch erzeugt werden. Dabei kann das Verhältnis von Höhe zu Abstand beispielsweise 2:1 sein. Das heißt, die galvanische Abscheidung ist besonders vorteilhaft.According to one Advantageous embodiment, a deposition of Seedlayers, which is an electrolytic deposition starting layer the substrate or the second electronic component, an application a photo film on the seed layer and photo structuring a recess, a galvanic generation of the metallic column in the recess on the seed layer, creating the solder layer on the metallic layer Pillar, a removal of the photo film. By means of the combination of metallic pillars under the solder deposit and a galvanic Deposition on a photoimageable film becomes a advantageous starting situation for a suitable contacting with a reliable fine pitch, that is one Center distance between the contacts, for example in the area greater than 50 μm, by means of soldering provided. By using a photo film can high metallic columns, at a small distance the metallic pillars to each other, to be galvanically generated. Here, the ratio of height to distance for example 2: 1. That is, the electrodeposition is particularly advantageous.
Gemäß einer weiteren vorteilhaften Ausgestaltung erfolgt eine galvanische Abscheidung der metallischen Säule derart, dass die abgeschiedene Höhe der metallischen Säule größer als die Fotofolienhöhe ist. In diesem Fall erfolgt das Erzeugen der Lotschicht auf der metallischen Säule mittels folgender Schritte, und zwar Planarisieren der metallischen Säule und optional der Fotofolie auf eine Zielhöhe, Aufdrucken einer Lotpaste auf die metallische Säule und Reflow, das heißt Umschmelzen, der Lotpaste und Erzeugen der Lotschicht. Gemäß diesem Fall wird eine lediglich schwer zu verarbeitende Niedertemperatur-Lotpaste lediglich für kleine zu druckende Volumina genutzt. Es kann die Bildung von Voids, das heißt Hohlräumen eher beherrscht werden als beim Druck oder Reflow größerer Lotdepots.According to one Another advantageous embodiment is a galvanic deposition the metallic column such that the deposited height the metallic pillar is larger than the Photographic film height is. In this case, the creation takes place the solder layer on the metallic column by means of the following Steps, namely planarizing the metallic column and optionally the photofinish to a target height, imprinting a solder paste on the metallic pillar and reflow that means remelting, the solder paste and creating the solder layer. According to this case, one becomes difficult Low-temperature solder paste for small use only utilized volumes to be printed. It can be the formation of voids, the means cavities are more likely to be mastered than when Pressure or reflow of larger solder deposits.
Gemäß einer weiteren vorteilhaften Ausgestaltung ist in einem zweiten Fall die Höhe der abgeschiedenen metallischen Säule kleiner als die Fotofolienhöhe und es erfolgt das Erzeugen der Lotschicht auf der metallischen Säule mittels folgender Schritte, und zwar eines galvanischen Erzeugens der Lotschicht auf der metallischen Säule derart, dass die Lotschicht sich über die Fotofolie hinaus erhebt und eines Planarisierens der galvanisch erzeugten Lotschicht und optional der Fotofolie auf eine Zielhöhe.According to one Another advantageous embodiment is in a second case the Height of the deposited metallic column smaller as the Fotofolienhöhe and it is creating the Lotschicht on the metallic column by means of the following Steps, namely a galvanic generation of the solder layer on the metallic column such that the solder layer over the photo film rises out and a planarizing the galvanic produced solder layer and optionally the photo film to a target height.
Die galvanische Abscheidung einer Vielzahl von metallischen Säulen bedingt immer ebenso Höhenunterschiede zwischen den einzelnen Säulen. Derartige Höhenunterschiede werden mit Hilfe des Planarisierens beseitigt. So kann eine zuverlässige elektrische Verbindung mit einer Vielzahl von elektrischen Kontakten zwischen Kontaktpartnern bereitgestellt werden. Kontaktpartner sind beispielsweise das zweite elektronische Bauelement zum ersten elektronischen Bauelement und das zweite elektronische Bauelement zum Substrat.The galvanic deposition of a variety of metallic columns always requires height differences between the individual Columns. Such height differences are with Help of planarizing eliminated. So can a reliable electric Connection with a variety of electrical contacts between Contact partners are provided. Contact partners are, for example the second electronic component to the first electronic component and the second electronic component to the substrate.
Gemäß einer weiteren vorteilhaften Ausgestaltung sind die Lotpaste und/oder die Lotschicht bei niedrigen Temperaturen kleiner als 190°C lötfähig. Die maximalen Temperaturen zur Herstellung hochauflösender, hochpoliger und bei Temperaturwechsel zuverlässiger elektrischer Verbindungen können damit besonders vorteilhaft im Niedertemperaturbereich liegen. Komponenten werden thermisch in zulässigen Bereichen beansprucht.According to one Another advantageous embodiment, the solder paste and / or the solder layer at low temperatures less than 190 ° C. solderable. The maximum temperatures for production high-resolution, high-poled and more reliable when the temperature changes electrical connections can thus be particularly advantageous lie in the low temperature range. Components become thermal claimed in permissible ranges.
Gemäß einer weiteren vorteilhaften Ausgestaltung weisen die Lotpaste und/oder die Lotschicht Indium oder eine Zinn/Wismut-Legierung oder InSn auf.According to one further advantageous embodiment, the solder paste and / or the solder layer indium or a tin / bismuth alloy or InSn on.
Gemäß einer weiteren vorteilhaften Ausgestaltung weist die metallische Säule Kupfer oder Nickel auf. Auf diese Weise können niedrige Herstellungstemperaturen für die Bereitstellung der elektrischen Kontaktierungen ausreichen.According to one Further advantageous embodiment, the metallic column Copper or nickel on. This way can be low Production temperatures for the provision of electrical Sufficient contacts.
Mittels der metallischen Säulen, die beispielsweise aus Kupfer oder Nickel ausgebildet sind, wird ein notwendiger Abstand zwischen beiden Lötpartnern bereitgestellt. Beim Lötprozess zur elektrischen Kontaktierung schmilzt lediglich wenig Lot auf. Herkömmliches komplett aufschmelzendes Lot bewirkt Kurzschlüsse bei kleinen Pitches, das heißt Abständen. Der notwendige Stand Off, das heißt der Abstand zwischen den beiden zu verlötenden Partnern, wird überwiegend durch Kupfer oder Nickel gebildet.through the metallic pillars, for example made of copper or nickel are formed, a necessary distance between provided to both soldering partners. During the soldering process for electrical contact only a small amount of solder melts. conventional completely melting solder causes short circuits in small Pitches, that is distances. The necessary level Off, that is the distance between the two to be soldered Partners, is formed predominantly by copper or nickel.
Gemäß einer weiteren vorteilhaften Ausgestaltung erfolgt das galvanische Erzeugen der Lotschicht mittels des wechselweisen Aufbringens einer Zinn- und Wismut-Schicht aus zwei verschiedenen Elektrolyten.According to one Further advantageous embodiment, the galvanic generating takes place the solder layer by the alternate application of a tin and bismuth layer of two different electrolytes.
Gemäß einer weiteren vorteilhaften Ausgestaltung erfolgt das Planarisieren mittels Fräsen mittels des sogenannten Fly Cut-Verfahrens. Dabei wird ein Wafer auf einem Chuck fixiert und gegen eine rotierende Scheibe mit einem Schneiddiamanten entlang einer Umfangslinie planarisiert, wobei die Waferoberfläche entlang einer Richtung parallel zur Scheibe bewegt wird.According to one Further advantageous embodiment, the planarization by means of Milling by means of the so-called fly-cut method. there a wafer is fixed on a chuck and against a rotating one Slice planarized with a cutting diamond along a circumferential line, the wafer surface being parallel along one direction is moved to the disc.
Gemäß einer weiteren vorteilhaften Ausgestaltung wird die Fotofolie mittels Strippen entfernt. Strippen ist ein nasschemisches Entschichten insbesondere alkalisch oder mittels eines Lösemittels.According to one Another advantageous embodiment, the photo film by means Stripping away. Stripping is a wet chemical stripping especially alkaline or by means of a solvent.
Gemäß einer weiteren vorteilhaften Ausgestaltung wird der Seedlayer mittels Ätzen entfernt.According to one Another advantageous embodiment of the seed layer by means of etching away.
Die vorliegende Erfindung wird anhand von Ausführungsbeispielen in Verbindung mit den Figuren näher beschrieben. Es zeigen:The The present invention will be described with reference to exemplary embodiments described in more detail in connection with the figures. Show it:
ZITATE ENTHALTEN IN DER BESCHREIBUNGQUOTES INCLUDE IN THE DESCRIPTION
Diese Liste der vom Anmelder aufgeführten Dokumente wurde automatisiert erzeugt und ist ausschließlich zur besseren Information des Lesers aufgenommen. Die Liste ist nicht Bestandteil der deutschen Patent- bzw. Gebrauchsmusteranmeldung. Das DPMA übernimmt keinerlei Haftung für etwaige Fehler oder Auslassungen.This list The documents listed by the applicant have been automated generated and is solely for better information recorded by the reader. The list is not part of the German Patent or utility model application. The DPMA takes over no liability for any errors or omissions.
Zitierte PatentliteraturCited patent literature
- - US 6933505 B2 [0006] - US 6933505 B2 [0006]
Claims (11)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102008020924A DE102008020924A1 (en) | 2008-04-25 | 2008-04-25 | Electrical and/or mechanical connections manufacturing method for gamma or X-ray detectors, involves producing elevation as seed layer, metallic column and solder layer based on substrate or electronic element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102008020924A DE102008020924A1 (en) | 2008-04-25 | 2008-04-25 | Electrical and/or mechanical connections manufacturing method for gamma or X-ray detectors, involves producing elevation as seed layer, metallic column and solder layer based on substrate or electronic element |
Publications (1)
Publication Number | Publication Date |
---|---|
DE102008020924A1 true DE102008020924A1 (en) | 2009-11-05 |
Family
ID=41130803
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE102008020924A Withdrawn DE102008020924A1 (en) | 2008-04-25 | 2008-04-25 | Electrical and/or mechanical connections manufacturing method for gamma or X-ray detectors, involves producing elevation as seed layer, metallic column and solder layer based on substrate or electronic element |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE102008020924A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106470525A (en) * | 2015-08-19 | 2017-03-01 | Lg伊诺特有限公司 | Printed circuit board (PCB) and the manufacture method of this printed circuit board (PCB) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1148548A2 (en) * | 2000-04-19 | 2001-10-24 | Advanced Interconnect Technology Ltd. | Method of forming lead-free bump interconnections |
US6372622B1 (en) * | 1999-10-26 | 2002-04-16 | Motorola, Inc. | Fine pitch bumping with improved device standoff and bump volume |
EP1321982A2 (en) * | 2001-12-21 | 2003-06-25 | Texas Instruments Incorporated | Waferlevel method for direct bumping on copper pads in integrated circuits |
US20040072387A1 (en) * | 2002-10-12 | 2004-04-15 | Samsung Electronics Co., Ltd. | Method of fabricating and mounting flip chips |
US20040185649A1 (en) * | 2003-03-20 | 2004-09-23 | Min-Lung Huang | [a wafer bumping process] |
US6933505B2 (en) | 2002-03-13 | 2005-08-23 | Oy Ajat Ltd | Low temperature, bump-bonded radiation imaging device |
-
2008
- 2008-04-25 DE DE102008020924A patent/DE102008020924A1/en not_active Withdrawn
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6372622B1 (en) * | 1999-10-26 | 2002-04-16 | Motorola, Inc. | Fine pitch bumping with improved device standoff and bump volume |
EP1148548A2 (en) * | 2000-04-19 | 2001-10-24 | Advanced Interconnect Technology Ltd. | Method of forming lead-free bump interconnections |
EP1321982A2 (en) * | 2001-12-21 | 2003-06-25 | Texas Instruments Incorporated | Waferlevel method for direct bumping on copper pads in integrated circuits |
US6933505B2 (en) | 2002-03-13 | 2005-08-23 | Oy Ajat Ltd | Low temperature, bump-bonded radiation imaging device |
US20040072387A1 (en) * | 2002-10-12 | 2004-04-15 | Samsung Electronics Co., Ltd. | Method of fabricating and mounting flip chips |
US20040185649A1 (en) * | 2003-03-20 | 2004-09-23 | Min-Lung Huang | [a wafer bumping process] |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106470525A (en) * | 2015-08-19 | 2017-03-01 | Lg伊诺特有限公司 | Printed circuit board (PCB) and the manufacture method of this printed circuit board (PCB) |
EP3145284A1 (en) * | 2015-08-19 | 2017-03-22 | LG Innotek Co., Ltd. | Printed circuit board and method of manufacturing the same |
US9820378B2 (en) | 2015-08-19 | 2017-11-14 | Lg Innotek Co., Ltd. | Printed circuit board and method of manufacturing the same |
CN106470525B (en) * | 2015-08-19 | 2019-08-16 | Lg伊诺特有限公司 | The manufacturing method of printed circuit board and the printed circuit board |
US10912202B2 (en) | 2015-08-19 | 2021-02-02 | Lg Innotek Co., Ltd. | Method of manufacturing printed circuit board |
US11889634B2 (en) | 2015-08-19 | 2024-01-30 | Lg Innotek Co., Ltd. | Printed circuit board and method of manufacturing the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69534543T2 (en) | Semiconductor arrangement, mounting substrate for the semiconductor device and method for replacing the semiconductor device | |
DE102009014582B4 (en) | Method for producing a semiconductor device | |
WO1996016442A1 (en) | Core metal soldering knob for flip-chip technology | |
DE10148120B4 (en) | Electronic components with semiconductor chips and a system carrier with component positions and method for producing a system carrier | |
DE112010000715B4 (en) | Component arrangement and method for its production | |
DE102011115886A1 (en) | Method for creating a connection of a power semiconductor chip with top potential surfaces to thick wires | |
WO2007014716A1 (en) | Solar cell module and method for its production | |
WO2012171968A1 (en) | Method for electrically connecting several solar cells and photovoltaic module | |
DE102005051857A1 (en) | UBM-PAD, solder contact and method of making a solder joint | |
DE112020004228T5 (en) | FORMING A BUMP STRUCTURE | |
DE10227342B4 (en) | Method for connecting an integrated circuit to a substrate and corresponding circuit arrangement | |
DE19507547C2 (en) | Method of assembling chips | |
DE2315710B2 (en) | Method for manufacturing a semiconductor device | |
DE10004647C1 (en) | Method for producing a semiconductor component with a multichip module and a silicon carrier substrate | |
DE10143790B4 (en) | Electronic component with at least one semiconductor chip | |
DE102012107876A1 (en) | Support plate, device with carrier plate and method for producing a carrier plate | |
DE102007031490A1 (en) | Semiconductor module | |
EP2067390B1 (en) | Method for producing an arrangement of optoelectronic components, and arrangement of optoelectronic components | |
DE102008020924A1 (en) | Electrical and/or mechanical connections manufacturing method for gamma or X-ray detectors, involves producing elevation as seed layer, metallic column and solder layer based on substrate or electronic element | |
DE102013204357A1 (en) | Method, solar cell and wiring foil for the production of a solar module | |
DE2443245A1 (en) | METHOD FOR MAKING MULTICHIP WIRING | |
EP0193128A2 (en) | Film-mounted circuit and method for its production | |
DE102016119676A1 (en) | Method and semiconductor chip device | |
WO1999035690A1 (en) | Method for producing a semiconductor component and semiconductor component produced according to said method | |
DE102017113094A1 (en) | Method for self-aligned loading of a connection carrier with a component, device and optoelectronic component |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
8139 | Disposal/non-payment of the annual fee |