DE102005030946B4 - Semiconductor device with wiring substrate and solder balls as a connecting element and method for producing the semiconductor device - Google Patents
Semiconductor device with wiring substrate and solder balls as a connecting element and method for producing the semiconductor device Download PDFInfo
- Publication number
- DE102005030946B4 DE102005030946B4 DE102005030946A DE102005030946A DE102005030946B4 DE 102005030946 B4 DE102005030946 B4 DE 102005030946B4 DE 102005030946 A DE102005030946 A DE 102005030946A DE 102005030946 A DE102005030946 A DE 102005030946A DE 102005030946 B4 DE102005030946 B4 DE 102005030946B4
- Authority
- DE
- Germany
- Prior art keywords
- base
- solder
- ball
- balls
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/10125—Reinforcing structures
- H01L2224/10126—Bump collar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/11334—Manufacturing methods by local deposition of the material of the bump connector in solid form using preformed bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
- H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
- H05K2201/0203—Fillers and particles
- H05K2201/0206—Materials
- H05K2201/0212—Resin particles
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
- H05K2201/0203—Fillers and particles
- H05K2201/0206—Materials
- H05K2201/0221—Insulating particles having an electrically conductive coating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0379—Stacked conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10977—Encapsulated connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/15—Position of the PCB during processing
- H05K2203/1572—Processing both sides of a PCB by the same process; Providing a similar arrangement of components on both sides; Making interlayer connections from two sides
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/36—Assembling printed circuits with other printed circuits
- H05K3/368—Assembling printed circuits with other printed circuits parallel to each other
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Abstract
Halbleiterbauteil mit Verdrahtungssubstrat (4) und Lotkugeln (6) als Verbindungselement (7), wobei das Verbindungselement (7) mindestens eine Sockelkugel (8) und eine auf der Sockelkugel (8) gestapelte Lotkugel (6) aufweist, wobei die Lotkugel (6) mindestens teilweise ein lötbares Lotmaterial aufweist und wobei die Sockelkugel (8) mit einer Kontaktanschlussfläche (9) des Verdrahtungssubstrats (4) elektrisch in Verbindung steht und eine nicht vom Lotmaterial der Lotkugel (6) benetzbare Schutzbeschichtung (10) auf ihrer Oberfläche (11) aufweist, die eine Oxid- oder Nitrid- oder Sulfidschicht des Materials der Sockelkugel (8) aufweist, wobei eine Grenzfläche (12) der Sockelkugel (8) frei von der Schutzbeschichtung (10) ist, und wobei die Grenzfläche (12) stoffschlüssig mit dem Material der Lotkugel verbunden ist.Semiconductor device with wiring substrate (4) and solder balls (6) as connecting element (7), wherein the connecting element (7) at least one base ball (8) and a solder ball (6) stacked on the base ball (8), wherein the solder ball (6) at least partially a solderable solder material and wherein the base ball (8) with a contact pad (9) of the wiring substrate (4) is electrically connected and a non-wettable by the solder material of the solder ball (6) protective coating (10) on its surface (11) comprising an oxide or nitride or sulfide layer of the Material of the base ball (8), wherein an interface (12) the base ball (8) is free from the protective coating (10), and where the interface (12) cohesively with the material of the solder ball is connected.
Description
Oberflächenmontierbare Halbleiterbauteile mit einem Verdrahtungssubstrats und Lotkugeln als Außenkontakte haben den Nachteil, dass die Außenkontakthöhe auf den Durchmesser der Lotkugeln begrenzt ist. Gleichzeitig hängt die Schrittweite, die auch "Pitch" genannt wird, mit dem die Außenkontakte auf der Unterseite eines Halbleiterbauteils für die Oberflächenmontage auf einer übergeordneten Schaltungsplatine angeordnet werden können, von dem Durchmesser der Lotkugeln ab. Somit kann der Bedarf an größerer Außenkontakthöhe nur mit dem Nachteil einer größeren Schrittweite erkauft werden.surface mount Semiconductor devices with a wiring substrate and solder balls as external contacts have the disadvantage that the external contact height on the Diameter of the solder balls is limited. At the same time the hangs Increment, which is also called "pitch", with the external contacts on the underside of a semiconductor device for surface mounting on a parent circuit board can be arranged from the diameter of the solder balls. Thus, the need for greater external contact height only with the disadvantage of a larger step size be bought.
Es besteht demnach der Bedarf, die Kopplung der Außenkontakthöhe an den Lotkugeldurchmesser von Verbindungselementen und Außenkontakten, insbesondere für oberflächenmontierbare Halbleiterbauteile zu überwinden.It There is therefore the need, the coupling of the external contact height to the Lotkugeldurchmesser of connecting elements and external contacts, especially for Surface mount semiconductor devices to overcome.
Ein bekannter Lösungsansatz ist die Ausbildung von galvanisch abgeschiedenen Sockeln mit Außenkontaktflächen für die Lotkugeln. Mit derartigen Sockeln kann die Außenkontakthöhe vollständig von dem Durchmesser der Lotkugeln entkoppelt werden. Jedoch hat dieser Lösungsansatz den Nachteil, dass er technisch aufwendig und kostenintensiv ist und nicht das vielfältige Angebot an preiswerten Lotkugelvarianten, die auf dem Fertigungssektor von Halbleiterbauteilen zur Verfügung stehen, ausnutzt.One known approach is the formation of galvanically deposited sockets with external contact surfaces for the solder balls. With such sockets, the outer contact height completely from the diameter of the Solder balls are decoupled. However, this approach has the disadvantage that it is technically complex and costly and not the varied offer on cheap solder ball variants used in the semiconductor device manufacturing sector to disposal stand, exploited.
Aus
der
Das
Stapeln mehrerer Lotkugeln aufeinander ist auch aus der US 2005/0012195
A1 und der
Die
Aus
der Druckschrift
Eine
derartige Verbindungsstruktur hat den Nachteil, dass die zwei Lotkugeln
des Verbindungselementes über
Grenzflächen
einer Lotpaste elektrisch in Verbindung stehen, was sowohl den Nachteil der
Ausbildung zusätzlicher
Kontaktübergangswiderstände zwischen
Lotmaterial und Material der Lotpaste hat, als auch den Nachteil
einer Einschränkung in
der Wahl der Materialien der Lotkugeln, zumal als Material der Lotkugeln,
gemäß
Aufgabe der Erfindung ist es, ein Halbleiterbauteil mit Verdrahtungssubstrat und Lotkugeln als Verbindungselemente anzugeben, bei denen die Höhe der Verbindungselemente größer ist, als der Außendurchmesser der Lotkugeln, wobei ein derartiges Verbindungselement die Nachteile und Einschränkungen im Stand der Technik überwinden soll, eine kostengünstige Fertigung ermöglichen soll, und sowohl als Außenkontakt, als auch als Verbindungselement in Halbleiterbauteilstapeln einsetzbar sein soll.task The invention is a semiconductor device with a wiring substrate and to provide solder balls as connecting elements, in which the height of the connecting elements is bigger, as the outer diameter the solder balls, wherein such a connecting element, the disadvantages and restrictions overcome in the prior art should, a cost-effective Enable production should, and as an external contact, as well as a connecting element in semiconductor device stacks can be used should be.
Diese Aufgabe wird mit dem Gegenstand der unabhängigen Ansprüche gelöst. Vorteilhafte Weiterbildungen der Erfindung ergeben sich aus den abhängigen Ansprüchen.These The object is achieved with the subject matter of the independent claims. advantageous Further developments of the invention will become apparent from the dependent claims.
Erfindungsgemäß wird ein Halbleiterbauteil mit Verdrahtungssubstrat und Lotkugeln als Verbindungselement geschaffen, wobei das Verbindungselement mindestens eine Sockelkugel und eine auf der Sockelkugel gestapelte Lotkugel aufweist. Dabei weist die Lotkugel mindestens teilweise ein lötbares Lotmaterial auf. Außerdem steht die Sockelkugel mit einer Kontaktanschlussfläche des Verdrahtungssubstrats elektrisch in Verbindung und weist eine nicht vom Lotmaterial der Lotkugel benetzbare Schutzbeschichtung auf ihrer Oberfläche auf. Außerdem weist die Sockelkugel eine Grenzfläche auf, die frei von der Schutzbeschichtung ist, wobei die Grenzfläche stoffschlüssig mit dem Material der Lotkugel verbunden ist.According to the invention is a Semiconductor device with wiring substrate and solder balls as connecting element created, wherein the connecting element at least one base ball and a solder ball stacked on the base ball. It points the solder ball at least partially a solderable solder material. It also stands the socket ball with a contact pad of the wiring substrate electrically connected and does not have a soldering material of the Lot-ball wettable protective coating on its surface. Furthermore the base ball has an interface that is free of the protective coating is, the interface cohesively connected to the material of the solder ball.
Die Schutzbeschichtung weist in einer Ausführungsform der Erfindung eine Oxid- oder Nitrid- oder Sulfidschicht des Materials der Sockelkugel auf. Dieses hat den Vorteil, dass mit einer einfachen Oxidations- oder Nitrierungsanlage sämtliche Sockelkugeln mit einer Schutzschicht überzogen werden können, wobei die Schutzschicht in einer Oxidations- oder Nitrierungsanlage gleichzeitig für eine Vielzahl vormontierter Sockelkugeln für Halbleiterbauteile aufgebracht werden kann.The Protective coating has in one embodiment of the invention Oxide or nitride or sulfide layer of the material of the base ball on. This has the advantage that with a simple oxidation or nitration plant all Base balls can be coated with a protective layer, wherein the protective layer in an oxidation or nitriding plant at the same time for one Variety pre-assembled base balls applied to semiconductor devices can be.
Alternativ ist es vorgesehen, dass die Schutzbeschichtung eine Metallbeschichtung ist, wobei das Metall nicht vom Lotmaterial der Lotkugel benetzbar ist. Derartige Metallbeschichtungen zeichnen sich dadurch aus, dass sie in einer sauerstoffhaltigen Atmosphäre eine Oberfläche ausbilden, die ihre Benetzbarkeit mit dem Lotmaterial herabsetzt.Alternatively, it is provided that the protective coating is a metal coating, wherein the metal is not wetted by the solder material of the solder ball. Such metal coatings are characterized in that they form a surface in an oxygen-containing atmosphere, their Be reduces wettability with the solder material.
Ein
derartiges Verbindungselement hat gegenüber dem Verbindqungselement
gemäß
In einer bevorzugten Ausführungsform der Erfindung weist das Verbindungselement mehrere, aufeinander gestapelte Sockelkugeln auf. Das zeigt, dass der erfindungsgemäße Lösungsansatz nicht nur auf zwei Kugeln beschränkt sein muss, vielmehr können nacheinander beliebig viele Sockelkugeln mit kleinstem Außendurchmesser aufeinander gelötet werden, wobei lediglich darauf zu achten ist, dass bis auf die Grenzfläche die jeweilige Oberfläche der Sockelkugeln durch eine Schutzbeschichtung geschützt ist.In a preferred embodiment the invention, the connecting element a plurality, each other stacked pedestal balls on. This shows that the inventive approach not limited to just two balls must be, rather can one after the other any number of base balls with the smallest outer diameter be soldered on each other, only care must be taken that, except for the interface, the respective surface the base balls is protected by a protective coating.
In einer weiteren bevorzugten Ausführungsform der Erfindung weist das Verbindungselement mehrere aufeinander gestapelte Lotkugeln auf. In diesem Fall muss jedoch wie im Stand der Technik darauf geachtet werden, dass die gestapelten Lotkugeln mit einem Lotmaterial, wie einer Lotpaste verbunden werden, dessen Schmelzpunkt niedriger ist, als die aufeinander zu stapelnden Lotkugeln.In a further preferred embodiment According to the invention, the connecting element has a plurality of stacked ones Lot balls on. In this case, however, as in the prior art, it must be taken care that the stacked solder balls with a solder material, how to join a solder paste whose melting point is lower is than the solder balls to be stacked on each other.
Vorzugsweise ist die Schutzbeschichtung selbsttragend und formstabil und stützt die Sockelkugel. Diese mechanische Stabilität ist von Vorteil, insbesondere dann, wenn die Sockelkugel gegenüber der Lotkugel den niedrigeren Schmelzpunkt aufweist und über Benetzung der Schmelze der Sockelkugel die stoffschlüssige Grenzfläche mit der Lotkugel hergestellt wird.Preferably The protective coating is self-supporting and dimensionally stable and supports the Base ball. This mechanical stability is advantageous, in particular then, when the base ball opposite the Lotkugel the lower melting point and over wetting the melt of the base ball with the cohesive interface with the solder ball is made.
Vorzugsweise ist die Grenzfläche zwischen den beiden Lotkugeln eine sphärische Fläche. Eine sphärische Fläche bildet sich aus, wenn eines der beiden Materialien einen niedrigeren Schmelzpunkt aufweist, als das andere Material. So bildet sich auf der Sockelkugel eine konvexe Fläche aus, wenn der Schmelzpunkt der Lotkugel höher ist als der Schmelzpunkt der Sockelkugel und es bildet sich eine konkave Fläche aus, wenn der Schmelzpunkt der Lotkugel geringer ist, als der Schmelzpunkt der Sockelkugel. Sind die Schmelzpunkte gleich, so besteht die Möglichkeit, dass sich eine ebene Grenzfläche ausbildet. Ferner ist es vorgesehen, dass bei besonders harten Schutzbeschichtungen der obere Kugelabschnitt der Sockelkugel durch mechanisches Bearbeiten auch eingeebnet werden kann.Preferably is the interface between the two solder balls a spherical surface. A spherical surface forms when one of the two materials has a lower melting point, as the other material. So forms on the base ball one convex surface when the melting point of the solder ball is higher than the melting point the base ball and it forms a concave surface, when the melting point of the solder ball is lower than the melting point the base ball. If the melting points are the same, it is possible to that is a flat interface formed. Furthermore, it is envisaged that with particularly hard protective coatings the upper ball portion of the base ball by mechanical machining can also be leveled.
Vorzugsweise weist somit ein Halbleiterbauteil Außenkontakte aus Verbindungselementen mit mindestens einer Sockelkugel und einer auf der Sockelkugel gestapelte Lotkugel auf, wobei das Verdrahtungssubstrat beidseitig mit Halbleiterbauelementen bestückt ist. Die Unterseite des Verdrahtungssubstrats weist mindestens ein Halbleiterbauelement und die Außenkontakte des Halbleiterbauteils auf. Dabei richtet sich die Höhe der Außenkontakte nach der Dicke des auf der Unterseite angeordneten Halbleiterbauelements. Ein derartiges Halbleiterbauteil war bisher auf eine Bestückung mit Halbleiterbauelementen begrenzt, deren Dicke den Kugeldurchmesser der Lotkugeln für Außenkontakte nicht überschreitet.Preferably Thus, a semiconductor device external contacts of connecting elements with at least one base ball and one stacked on the base ball Lotkugel, wherein the wiring substrate on both sides with semiconductor devices stocked is. The bottom of the wiring substrate has at least one Semiconductor device and the external contacts of the semiconductor device. The height of the external contacts will follow the thickness of the arranged on the bottom semiconductor device. Such a semiconductor device was previously on a placement with Semiconductor devices whose thickness is the ball diameter the solder balls for external contacts does not exceed.
Durch die erfindungsgemäße Stapelung von Lotkugeln, um damit Außenkontakte und/oder Verbindungselemente herzustellen, ist es nun möglich, Halbleiterbauteile aus der Standardfertigung einzusetzen und damit eine größere Variationsbreite für die Konstruktion von Halbleiterbauteilmodulen zur Verfügung zu stellen. Darüber hinaus wird die Fertigung durch Einsatz von standardisierten Halbleiterbauelementen kostengünstiger.By the stacking according to the invention of solder balls to make external contacts and / or fasteners, it is now possible to manufacture semiconductor devices from the standard production and thus a wider range of variation for the Construction of semiconductor device modules available put. About that In addition, the production by the use of standardized semiconductor devices cost-effective.
In einer weiteren Ausführungsform der Erfindung weist das Halbleiterbauteil ein Modul aus gestapelten Halbleiterbauelementen mit mindestens einem Basishalbleiterelement und einem gestapelten Halbleiterelements auf. Das Basishalbleiterelement weist dazu auf einer Oberseite ein von Sockelkugeln um gebenes Halbleiterbauelement auf. Das Basiselement weist darüber hinaus auf seiner Unterseite Standard oberflächenmontierbare Lotkugeln auf. Das gestapelte Halbleiterbauelement weist auf einer Oberseite seines Verdrahtungssubstrats ebenfalls ein Halbleiterbauelement auf und auf der Unterseite des Substrats Standard-Lotkugelaußenkontakte auf, die derart angeordnet sind, dass sie der Anordnung der Sockelkugeln auf der Oberseite des Verdrahtungssubstrats des Basishalbleiterbauelements entsprechen. Bei dieser Ausführungsform der Erfindung ist es von Vorteil, dass die Dicke des Gehäuses des Basishalbleiterbauelementes nicht mehr auf den Durchmesser der Lotkugeln beschränkt ist, sondern dass praktisch durch Stapeln von Lotkugel auf Sockelkugeln eine vom Lotkugeldurchmesser unabhängige Bauelementhöhe für das Basishalbleiterbauelement eingesetzt werden kann.In a further embodiment of the invention, the semiconductor component has a module of stacked semiconductor components with at least one base semiconductor element and a stacked semiconductor element. For this purpose, the base semiconductor element has on an upper side a semiconductor component surrounded by base balls. The base member also has standard surface mount solder balls on its underside. The stacked semiconductor device also has a semiconductor device on an upper surface of its wiring substrate and standard solder ball outer contacts disposed on the lower surface of the substrate, which correspond to the arrangement of the socket balls on the upper surface of the wiring substrate of the base semiconductor device. In this embodiment of the invention, it is advantageous that the thickness of the housing of the base semiconductor component is no longer on the Diameter of the solder balls is limited, but that practically can be used by stacking solder ball on base balls independent of Lotkugeldurchmesser device height for the base semiconductor device.
Ein Verfahren zur Herstellung mehrerer Halbleiterbauteile mit Verdrahtungssubstraten und Lotkugeln als Verbindungselemente weist die nachfolgenden Verfahrensschritte auf. Zunächst wird ein Nutzen mit in Zeilen und Spalten angeordneten Halbleiterbauteilpositionen hergestellt, wobei der Nutzen in den Halbleiterbauteilpositionen eine Verdrahtungsstruktur der Verdrahtungssubstrate mit Bereichen für Halbleiterbauelemente und außerhalb dieser Bereiche Positionen mit Kontaktanschlussflächen für ein Anbringen von Sockelkugeln aufweist. Anschließend wird dieser Nutzen in den Halbleiterbauteilpositionen mit den Kontaktanschlussflächen mit Sockelkugeln bestückt.One Method for producing a plurality of semiconductor components with wiring substrates and solder balls as connecting elements has the following method steps on. First becomes a benefit with semiconductor device locations arranged in rows and columns with the benefit in the semiconductor device positions a wiring structure of the wiring substrates with areas for semiconductor devices and outside these areas positions with contact pads for attachment of pedestal balls. Subsequently, this benefit is in the semiconductor device positions with the contact pads with Base balls fitted.
Diese Sockelkugeln werden schließlich mit einer von Lotmaterial nicht benetzbaren Schutzbeschichtung beschichtet. Danach erfolgt ein selektives Entfernen der Schutzbeschichtung in einem für eine Grenzfläche zu einer Lotkugel vorgesehenem Be reich der Oberfläche der Sockelkugel. Danach wird eine Lotkugel auf die jeweilige Grenzfläche einer Sockelkugel aufgebracht und stoffschlüssig verbunden. Anschließend können die Halbleiterbauteilpositionen mit Halbleiterbauelementen unter Verbinden der Halbleiterbauelemente mit der Verdrahtungsstruktur bestückt werden. Schließlich wird der Nutzen in einzelne Halbleiterbauteile aufgetrennt.These Skirting balls eventually become coated with a non-wettable by soldering protective coating. Thereafter, a selective removal of the protective coating in one for an interface Be provided to a Lotkugel Be rich the surface of Base ball. Thereafter, a solder ball on the respective interface of a Base ball applied and bonded cohesively. Subsequently, the Semiconductor device positions with semiconductor devices under bonding the semiconductor devices are equipped with the wiring structure. After all the benefit is separated into individual semiconductor components.
Dieses Verfahren hat den Vorteil, das der Nutzen nicht nur Verbindungselemente aus Sockelkugeln und Lot kugeln gemeinsam mit einem Halbleiterbauelement auf seiner Unterseite aufweist, sondern auch den Vorteil, dass die Oberseiten der Halbleiterbauteilpositionen des Nutzen für das Aufbringen von Halbleiterbauteilelementen genutzt werden können. Damit entstehen aus einem derartigen Nutzen Halbleiterbauteile in Form von Halbleitermodulen für die unterschiedlichsten Anwendungen. Eine bevorzugte Anwendung ist die Fertigung von Schaltnetzteilen unter beidseitiger Nutzung eines BGA-Substrats (ball-grid-array), wobei die Bauhöhe der einzelnen Komponenten keinen Einfluss mehr auf den Kontaktabstand des gesamten Moduls in Form eines gesamten SiP (system-in-package) hat.This Method has the advantage that the benefit not only fasteners from base balls and solder balls together with a semiconductor device on its bottom, but also has the advantage that the Tops of semiconductor device locations of the benefit for applying Semiconductor device elements can be used. This results in one such benefits semiconductor devices in the form of semiconductor modules for the different applications. A preferred application is the Production of switching power supplies under bilateral use of a BGA substrate (ball-grid array), the height of each component no longer affect the contact distance of the entire module in the form of an entire SiP (system-in-package).
Damit können die Einzelkomponenten in Standard-Gehäusen oder Standard-Bauhöhen hergestellt werden, und auch als einzelne Bauelemente verkauft werden. Somit können die Einzelkomponenten in größeren Stückzahlen gefertigt werden, und die Herstellkosten für das gesamte SiP-Produkt sinken. Außerdem ist die Integrationsdichte derartiger Module nicht mehr von der Höhe der Lotkugel abhängig und die Lotkugel-Höhe kann auf die notwendige Bauteilhöhe auf der Substratunterseite optimiert werden.In order to can the individual components are manufactured in standard housings or standard heights be sold, and also as individual components. Consequently can the individual components in larger quantities be manufactured, and the production costs for the entire SiP product decline. Furthermore the integration density of such modules is no longer of the height of Lot ball dependent and the solder ball height can to the necessary component height be optimized on the substrate base.
Vorzugsweise werden die Sockelkugeln auf Positionen mit Kontaktanschlussflächen auf der Unterseite des Nutzens und die Halbleiterbauelemente auf Bereichen der Oberseite des Nutzens angeordnet. Diese Aufteilung ist dann von Vorteil, wenn die vorgesehenen Halbleiterbauteile über ein Stapeln von Halbleiterbauteilen vorgesehen werden.Preferably the pedestal balls are placed on positions with contact pads the bottom of the benefits and the semiconductor devices on areas arranged the top of the benefit. This division is then advantageous if the provided semiconductor devices over a Stacking of semiconductor devices can be provided.
Weiterhin ist es vorgesehen, die Sockelkugel als Außenkontakte der Halbleiterbauteile auf Positionen mit Kontaktanschlussflächen auf der Unterseite des Nutzens derart anzuordnen, dass sie mindestens einen Bereich mit einem Halbleiterbauelement umgeben, wobei auf der Oberseite des Nutzens weitere Bereiche für Halbleiterbauelemente vorgesehen werden können. Bei diesem Durchführungsbeispiel des Verfahrens wird bereits die Stapelbarkeit eines derartigen Halbleiterbauteils durch Anordnung der Kontaktanschlussflächen auf der Unterseite des Nutzens vorgegeben.Farther it is provided, the base ball as external contacts of the semiconductor devices on positions with contact pads on the bottom of the Use to arrange so that they at least one area with a semiconductor device, wherein on the top of the Benefit more areas for Semiconductor devices can be provided. In this implementation example of the method is already the stackability of such a semiconductor device by placing the contact pads on the bottom of the Benefit given.
Ein derartiges Modul aus gestapelten Halbleiterbauteilen wird mit einem Nutzen gefertigt, dessen Verbindungselemente aus Sockelkugeln und Lotkugeln auf Positionen mit Kontaktanschlussflächen auf der Unterseite des Nutzens angeordnet sind, wobei die Sockelkugeln mit aufgebrachten Lotkugeln einen Bereich umgeben, in dem Halbleiterbauteilgehäuse eines Basishalbleiterbauelementes angeordnet werden können. Für einen derartigen Stapel ist es auch möglich, dass mehrere Sockelkugeln aufeinander gelötet werden, bevor eine Lotkugel als Anschluss des Verbindungselementes aufgebracht wird.One Such module of stacked semiconductor devices is provided with a Benefits made of its connecting elements of base balls and solder balls on positions with contact pads on the bottom of the Benefits are arranged, wherein the base balls with applied Lotkugeln surround an area in the semiconductor device housing a Base semiconductor component can be arranged. For such a stack is it also possible that several base balls are soldered on each other before a solder ball than Connection of the connecting element is applied.
Um eine Schutzbeschichtung auf der Sockelkugel auszubilden, wird die Sockelkugel oxidiert, nitriert oder mit einer Sulfidschicht in einem bevorzugten Verfahren versehen. Zur Ausbildung einer Schutzbeschichtung kann auch ein Metall auf der Sockelkugel mittels Sputterns oder Aufdampfens abgeschieden werden, das nicht vom Lotmaterial der Lotkugel benetzbar ist.Around to form a protective coating on the base ball, the Base ball oxidized, nitrided or with a sulphide layer in one preferred method provided. To form a protective coating can also use a metal on the base ball by means of sputtering or Depositing are deposited, not from the solder material of the solder ball is wettable.
Auch hier ist es von Vorteil, wenn eine derartige Beschichtung auf einem Nutzen vorgenommen wird, der bereits mit Sockelkugeln bestückt ist, aber noch keine Halbleiterbauelemente trägt. Für das selektive Entfernen der Schutzbeschichtung in einem für eine Grenzfläche für eine Lotkugel vorgesehenen Bereich der Oberfläche der Sockelkugeln wird vorzugsweise ein Laserabtragsverfahren eingesetzt. Ein derartiges Laserabtragsverfahren hat den Vorteil, dass der Fokus des Laser derart eingestellt werden kann, dass exakt ein Bereich auf dem Kopf bzw. an der Spitze der Sockelkugel von der Schutzschicht befreit wird. Zum Entfernen der Schutzbeschichtung kann auch ein Trockenätzverfahren, eingesetzt werden, wobei ein gerichtetes Ionenstrahlätzen ohne gleichzeitigen Schutz der nicht zu ätzenden Bereiche auskommt, während ein Trockenätzen ohne Vorzugsrichtung der Ionen einen gleichzeitigen Schutz der nicht zu ätzenden Bereiche erfordert.Again, it is advantageous if such a coating is made on a benefit that is already equipped with socket balls, but still carries no semiconductor devices. For the selective removal of the protective coating in a region provided for an interface for a solder ball area of the surface of the base balls, a laser ablation method is preferably used. Such a Laserabtragsverfahren has the advantage that the focus of the laser can be adjusted so that exactly an area on the head or at the top of the base ball of the protective layer be is freed. A dry etching method may also be used to remove the protective coating, whereby directed ion milling does not require simultaneous protection of the areas not to be etched, whereas dry etching without preferential direction of the ions requires simultaneous protection of the areas not to be etched.
In einem weiteren bevorzugten Ausführungsbeispiel des Verfahrens wird das selektive Entfernen der Schutzbeschichtung auf der Sockelkugel zum Ausbilden einer ebenen Grenzfläche mittels Schleif- und/oder Polierverfahren durchgeführt. Manche der Schleif- und/oder Polierverfahren werden dann eingesetzt, wenn das Material der Sockelkugel eine hohe Härte aufweist und keine andere Möglichkeit besteht, die Schutzschicht auf der Oberseite der Sockelkugel teilweise zu entfernen.In a further preferred embodiment The method is the selective removal of the protective coating on the base ball to form a planar interface by means of Grinding and / or polishing process performed. Some of the grinding and / or Polishing methods are used when the material of the base ball a high hardness and there is no other possibility the protective layer on the top of the base ball partially too remove.
Bei einer weiteren Ausführungsform des Verfahrens wird vor dem Aufbringen der Lotkugel auf die Grenzfläche diese von einem Flussmittel benetzt. Dieses hat den Vorteil, dass die beiden Lotmaterialien an der Grenzfläche ohne zusätzliche dritte Lotmaterialien miteinander verbunden werden können, so dass der Kontaktübergangswiderstand vernachlässigbar klein wird.at a further embodiment of the method is applied to the interface before applying the solder ball wetted by a flux. This has the advantage that the two solder materials at the interface without additional third Solder materials can be interconnected, so that the contact resistance negligible gets small.
Die Erfindung wird nun anhand der beigefügten Figuren näher erläutert.The The invention will now be described with reference to the accompanying figures.
Dieses
Oxid ist durch einen Oxidationsvorgang des Materials der Sockelkugel
Die
nachfolgenden
Darüber hinaus
stehen die Außenkontakte
- 11
- Halbleiterbauteil (erste Ausführungsform)Semiconductor device (first embodiment)
- 22
- Halbleiterbauteil (zweite Ausführungsform)Semiconductor device (second embodiment)
- 33
- Halbleiterbauteil (dritte Ausführungsform)Semiconductor device Third Embodiment
- 44
- Verdrahtungssubstrat mit gestapelten Lotkugelnwiring substrate with stacked solder balls
- 55
- Verdrahtungssubstrats ohne gestapelte Lotkugelnwiring substrate without stacked solder balls
- 66
- Lotkugel (gestapelt)solder ball (Stacked)
- 77
- Verbindungselementconnecting element
- 88th
- Sockelkugelbase ball
- 99
- Kontaktanschlussfläche des VerdrahtungssubstratContact surface of the wiring substrate
- 1010
- Schutzbeschichtung der Sockelkugelprotective coating the base ball
- 1111
- Oberfläche der SockelkugelSurface of the base ball
- 1212
- Grenzfläche der Sockelkugel (frei von Schutzbeschichtung)Interface of the Base ball (free of protective coating)
- 1313
- Polymerbeschichtungpolymer coating
- 1414
- Polymerkugel (metallbeschichtet)polymer ball (Metallized)
- 1515
- Außenkontakt des Halbleiterbauteilsoutside Contact of the semiconductor device
- 1616
- HalbleiterbauelementSemiconductor device
- 1717
- Unterseite des Verdrahtungssubstratsbottom of the wiring substrate
- 1818
- BasishalbleiterbauelementBased semiconductor device
- 1919
- gestapelten Halbleiterbauelementstacked Semiconductor device
- 2020
- Gehäuse des BasishalbleiterbauelementsHousing of Based semiconductor device
- 2121
- Kontaktanschlussfläche des BasishalbleiterbauelementsContact surface of the Based semiconductor device
- 2222
- Oberseite des Verdrahtungssubstrats des Basishalbleiterbauelementstop of the wiring substrate of the base semiconductor device
- 2323
- Oberseite des Verdrahtungssubstrats mit gestapelten Lotkugelntop of the wiring substrate with stacked solder balls
- 2424
- Lötstopplackschichtsolder resist layer
- 2525
- Flussmittelflux
- 2626
- Druckwerkzeugpressure tool
- 2727
- Polyimidpolyimide
- 2828
- Unterseite des Verdrahtungssubstrats des Basishalbleiterbauelementsbottom of the wiring substrate of the base semiconductor device
- 2929
- Weichlotsolder
- 3030
- Schaltungsknotencircuit node
- 3131
- MOSFETMOSFET
- 3232
- MOSFETMOSFET
- 3333
- SchaltungsnetzteilCircuit power supply
- 3434
- Durchkontaktethrough contacts
- 3535
- Verdrahtungsstrukturwiring structure
- 3636
- Flipchip-KontaktFlip-Contact
- 3737
- unterer Halbleiterchiplower Semiconductor chip
- 3838
- Bonddrahtbonding wire
- 3939
- gestapelter Halbleiterchipstacked Semiconductor chip
- 4040
- Durchkontakte des gestapelten Halbleiterbauelementsthrough contacts the stacked semiconductor device
- 4141
- Verdrahtungsstruktur des gestapelten Halbleiterbauelementswiring structure the stacked semiconductor device
- 4242
- Bondverbindung des gestapelten Halbleiterbauelementsbond the stacked semiconductor device
- 4343
- Halbleiterchip des gestapelten HalbleiterbauelementsSemiconductor chip the stacked semiconductor device
- CC
- Kondensatorcapacitor
- LL
- Induktivitätinductance
- ICIC
- integrierte Schaltungintegrated circuit
- hH
- Höhe des VerbindungselementesHeight of the connecting element
- dd
- Durchmesser der Lotkugeldiameter the solder ball
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102005030946A DE102005030946B4 (en) | 2005-06-30 | 2005-06-30 | Semiconductor device with wiring substrate and solder balls as a connecting element and method for producing the semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102005030946A DE102005030946B4 (en) | 2005-06-30 | 2005-06-30 | Semiconductor device with wiring substrate and solder balls as a connecting element and method for producing the semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
DE102005030946A1 DE102005030946A1 (en) | 2007-01-04 |
DE102005030946B4 true DE102005030946B4 (en) | 2007-09-27 |
Family
ID=37545074
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE102005030946A Expired - Fee Related DE102005030946B4 (en) | 2005-06-30 | 2005-06-30 | Semiconductor device with wiring substrate and solder balls as a connecting element and method for producing the semiconductor device |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE102005030946B4 (en) |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5203075A (en) * | 1991-08-12 | 1993-04-20 | Inernational Business Machines | Method of bonding flexible circuit to cicuitized substrate to provide electrical connection therebetween using different solders |
US5480835A (en) * | 1993-05-06 | 1996-01-02 | Motorola, Inc. | Electrical interconnect and method for forming the same |
US5641113A (en) * | 1994-06-30 | 1997-06-24 | Oki Electronic Industry Co., Ltd. | Method for fabricating an electronic device having solder joints |
US5885849A (en) * | 1995-03-28 | 1999-03-23 | Tessera, Inc. | Methods of making microelectronic assemblies |
US5956606A (en) * | 1997-10-31 | 1999-09-21 | Motorola, Inc. | Method for bumping and packaging semiconductor die |
US5971253A (en) * | 1995-07-31 | 1999-10-26 | Tessera, Inc. | Microelectronic component mounting with deformable shell terminals |
US6204558B1 (en) * | 1998-09-01 | 2001-03-20 | Sony Corporation | Two ball bump |
US6225206B1 (en) * | 1999-05-10 | 2001-05-01 | International Business Machines Corporation | Flip chip C4 extension structure and process |
US6258703B1 (en) * | 1999-07-21 | 2001-07-10 | International Business Machines Corporation | Reflow of low melt solder tip C4's |
US20020017721A1 (en) * | 2000-08-03 | 2002-02-14 | Chien-Ping Huang | Array structure of solder balls able to control collapse |
DE10129387A1 (en) * | 2001-06-20 | 2003-01-09 | Infineon Technologies Ag | Electronic component comprises semiconductor chip having active front side with semiconductor structures and passive rear side without semiconductor structures |
US6740546B2 (en) * | 2002-08-21 | 2004-05-25 | Micron Technology, Inc. | Packaged microelectronic devices and methods for assembling microelectronic devices |
US20050006789A1 (en) * | 2003-06-16 | 2005-01-13 | Kabushiki Kaisha Toshiba | Packaging assembly and method of assembling the same |
US20050012195A1 (en) * | 2003-07-18 | 2005-01-20 | Jun-Young Go | BGA package with stacked semiconductor chips and method of manufacturing the same |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6066514A (en) * | 1996-10-18 | 2000-05-23 | Micron Technology, Inc. | Adhesion enhanced semiconductor die for mold compound packaging |
-
2005
- 2005-06-30 DE DE102005030946A patent/DE102005030946B4/en not_active Expired - Fee Related
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5203075A (en) * | 1991-08-12 | 1993-04-20 | Inernational Business Machines | Method of bonding flexible circuit to cicuitized substrate to provide electrical connection therebetween using different solders |
US5480835A (en) * | 1993-05-06 | 1996-01-02 | Motorola, Inc. | Electrical interconnect and method for forming the same |
US5641113A (en) * | 1994-06-30 | 1997-06-24 | Oki Electronic Industry Co., Ltd. | Method for fabricating an electronic device having solder joints |
US5885849A (en) * | 1995-03-28 | 1999-03-23 | Tessera, Inc. | Methods of making microelectronic assemblies |
US5971253A (en) * | 1995-07-31 | 1999-10-26 | Tessera, Inc. | Microelectronic component mounting with deformable shell terminals |
US5956606A (en) * | 1997-10-31 | 1999-09-21 | Motorola, Inc. | Method for bumping and packaging semiconductor die |
US6204558B1 (en) * | 1998-09-01 | 2001-03-20 | Sony Corporation | Two ball bump |
US6225206B1 (en) * | 1999-05-10 | 2001-05-01 | International Business Machines Corporation | Flip chip C4 extension structure and process |
US6258703B1 (en) * | 1999-07-21 | 2001-07-10 | International Business Machines Corporation | Reflow of low melt solder tip C4's |
US20020017721A1 (en) * | 2000-08-03 | 2002-02-14 | Chien-Ping Huang | Array structure of solder balls able to control collapse |
DE10129387A1 (en) * | 2001-06-20 | 2003-01-09 | Infineon Technologies Ag | Electronic component comprises semiconductor chip having active front side with semiconductor structures and passive rear side without semiconductor structures |
US6740546B2 (en) * | 2002-08-21 | 2004-05-25 | Micron Technology, Inc. | Packaged microelectronic devices and methods for assembling microelectronic devices |
US20050006789A1 (en) * | 2003-06-16 | 2005-01-13 | Kabushiki Kaisha Toshiba | Packaging assembly and method of assembling the same |
US20050012195A1 (en) * | 2003-07-18 | 2005-01-20 | Jun-Young Go | BGA package with stacked semiconductor chips and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
DE102005030946A1 (en) | 2007-01-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69935628T2 (en) | hybrid module | |
DE102007018914B4 (en) | Semiconductor device with a semiconductor chip stack and method for producing the same | |
WO2005081315A2 (en) | Semiconductor component comprising a stack of semiconductor chips and method for producing the same | |
DE10295972T5 (en) | Non-molded package for a semiconductor device | |
WO2003015165A2 (en) | Electronic component with a plastic housing and method for production thereof | |
DE19848834A1 (en) | Applying integrated circuit flip-chip to substrate | |
DE102005047106A1 (en) | The power semiconductor module | |
DE102008047416A1 (en) | Semiconductor arrangement and method for the production of semiconductor devices | |
DE10339770B4 (en) | Method for producing an FBGA arrangement | |
DE19720432A1 (en) | Electronic component, e.g. piezoelectric component | |
DE10223738B4 (en) | Method for connecting integrated circuits | |
DE10059176C2 (en) | Intermediate carrier for a semiconductor module, semiconductor module produced using such an intermediate carrier, and method for producing such a semiconductor module | |
DE10136655C1 (en) | Multichip module in COB design, in particular CompactFlash card with high storage capacity and method for producing the same | |
DE102005051414B3 (en) | Semiconductor component with wiring substrate and solder balls and production processes has central plastic mass and lower film template for lower solder ball arrangement | |
DE10157362B4 (en) | Power module and method for its production | |
DE19821916C2 (en) | Semiconductor device with a BGA substrate | |
DE10241589B4 (en) | Method for solder stop structuring of elevations on wafers | |
DE102005030946B4 (en) | Semiconductor device with wiring substrate and solder balls as a connecting element and method for producing the semiconductor device | |
DE102006024147B3 (en) | An electronic module including a semiconductor device package and a semiconductor chip and method of making the same | |
DE102007002807B4 (en) | chip system | |
DE19747177C2 (en) | Housing component and method for its production | |
DE10261410B4 (en) | Method for connecting an integrated circuit to a substrate and corresponding circuit arrangement | |
DE10223203B4 (en) | Electronic component module and method for its production | |
DE102015120647B4 (en) | Electrical device with thin solder stop layer and method of manufacture | |
WO2005001933A2 (en) | Multichip semi-conductor component and method for the production thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
8364 | No opposition during term of opposition | ||
R119 | Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee |