DE102004032014A1 - Circuit module, has passive component with contact areas, and elastic mechanical connection provided between component and one of semiconductor chips, where one contact area is electrically connected with contact areas of chips - Google Patents
Circuit module, has passive component with contact areas, and elastic mechanical connection provided between component and one of semiconductor chips, where one contact area is electrically connected with contact areas of chips Download PDFInfo
- Publication number
- DE102004032014A1 DE102004032014A1 DE102004032014A DE102004032014A DE102004032014A1 DE 102004032014 A1 DE102004032014 A1 DE 102004032014A1 DE 102004032014 A DE102004032014 A DE 102004032014A DE 102004032014 A DE102004032014 A DE 102004032014A DE 102004032014 A1 DE102004032014 A1 DE 102004032014A1
- Authority
- DE
- Germany
- Prior art keywords
- semiconductor chip
- passive component
- circuit module
- contact area
- semiconductor chips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48153—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/48195—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being a discrete passive component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
- H01L2924/19104—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device on the semiconductor or solid-state device, i.e. passive-on-chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Abstract
Description
Die Erfindung betrifft ein Schaltungsmodul mit reduzierten parasitären elektrischen Effekten und ein Verfahren zum Herstellen des Schaltungsmoduls. Insbesondere betrifft die Erfindung ein Entkoppeln von Stromspitzen und Spannungsschwankungen in den Versorgungsleitungen während eines Schaltvorgangs einer elektrischen Schaltung in dem Halbleiterchip.The The invention relates to a circuit module with reduced parasitic electrical Effects and a method for manufacturing the circuit module. Especially The invention relates to a decoupling of current peaks and voltage fluctuations in the supply lines during a switching operation of an electrical circuit in the semiconductor chip.
Bei Halbleiterchips treten während des Schaltvorgangs der in dem Halbleiterchip angeordneten elektrischen Schaltung Stromspitzen in deren Versorgungsleitungen auf. Diese Stromspitzen können kurzzeitig die Höhe der Versorgungsspannung reduzieren. Um den Einfluss der Stromspitzen auf die Versorgungsspannung und somit auf die Funktionsfähigkeit der Schaltung und benachbarter Schaltungen zu reduzieren, wird ein Kondensator zwischen die Versorgungsleitungen geschaltet. Ferner wird dadurch die elektrische Schaltung von externen Einflüssen entkoppelt. Typischerweise ist der Halbleiterchip in einem Gehäuse angeordnet, das seinerseits mit dem Kondensator an einer Leiterplatte angeordnet ist. Der Kondensator ist somit außerhalb des Gehäuses des Halbleiterchips und mehr oder weniger entfernt von diesem angeordnet. Die elektrische Schaltung in dem Halbleiterchip ist über Bonddrähte an elektrischen Anschlüssen des Gehäuses angeschlossen, die ihrerseits über Leiterbahnen der Leiterplatte mit dem Kondensator elektrisch verbunden sind. Durch die Bonddrähte, die elektrischen Anschlüsse des Gehäuses und die Leiterbahnen auf der Leiterplatte entstehen parasitäre Größen, z.B. Widerstände und Induktivitäten, die die Wirkung des Kondensators reduzieren. Ferner können durch die Stromspitzen Störungen in andere elektrische Verbindungen eingestreut werden. Je länger die Verbindungen zwischen dem Halbleiterchip und dem Kondensator sind, desto wahrscheinlicher und größer sind Einstreuungen.at Semiconductor chips occur during the switching operation of the arranged in the semiconductor chip electrical Circuit current peaks in their supply lines. These Current peaks can briefly the height reduce the supply voltage. To the influence of current spikes on the supply voltage and thus on the functionality to reduce the circuit and adjacent circuits is a Capacitor connected between the supply lines. Further As a result, the electrical circuit is decoupled from external influences. Typically, the semiconductor chip is arranged in a housing, which in turn is arranged with the capacitor on a circuit board. The capacitor is thus outside of the housing of the semiconductor chip and more or less away from it. The electrical circuit in the semiconductor chip is connected to electrical wires via bonding wires connections of the housing connected, in turn, over Conductor tracks of the circuit board are electrically connected to the capacitor. Through the bonding wires, the electrical connections of the housing and the tracks on the circuit board create parasitic quantities, e.g. resistors and inductors, which reduce the effect of the capacitor. Furthermore, by the power peaks disturbances be interspersed in other electrical connections. The longer the connections between the semiconductor chip and the capacitor are the more likely and are bigger Interference.
Neue Chipgenerationen werden mit niedrigerer Versorgungsspannung und niedrigeren Signalspannungen betrieben, und während des Schaltvorgangs der elektrischen Schaltung in dem Halbleiterchip entstehen höhere Stromspitzen in den Versorgungsleitungen. Dadurch wirken sich die parasitären Widerstände und die parasitären Induktivitäten stärker aus. Ferner erzeugen höhere Stromspitzen höhere Einstreuungen, und gleichzeitig sind Signale mit niedrigerer Spannung empfindlicher gegenüber Einstreuungen.New Chip generations are using lower supply voltage and operated lower signal voltages, and during the switching operation of the electrical circuit in the semiconductor chip generate higher current peaks in the supply lines. As a result, the parasitic resistances and the parasitic inductors stronger out. Furthermore, higher ones produce Current peaks higher Interference, and at the same time are signals with lower voltage more sensitive Interference.
Es ist bekannt, mehrere Halbleiterchips, beispielsweise in einem Gehäuse, übereinander zu stapeln.It is known, a plurality of semiconductor chips, for example in a housing, one above the other to stack.
Eine Aufgabe der vorliegenden Erfindung ist, ein Schaltungsmodul und ein Verfahren zu dessen Herstellung zu schaffen, bei der parasitäre Größen und der Platzbedarf reduziert werden. Eine weitere Aufgabe der Erfindung ist, Einstreuungen in elektrische Verbindungen durch Stromspitzen zu verringern.A Object of the present invention is a circuit module and to provide a method for its production in the parasitic sizes and the space requirement can be reduced. Another object of the invention is, interference in electrical connections due to current spikes to reduce.
Erfindungsgemäß wird die Aufgabe durch ein Schaltungsmodul gelöst, das einen ersten Halbleiterchip mit einem Kontaktbereich und einen zweiten Halbleiterchip mit einem Kontaktbereich aufweist, wobei der erste Halbleiterchip und der zweite Halbleiterchip derart übereinander angeordnet sind, wobei der erste Halbleiterchip nicht vollständig von dem zweiten Halbleiterchip bedeckt ist, und wobei ein passives Bauelement mit zwei Kontaktbereichen vorgesehen ist, wobei das passive Bauelement und der erste Halbleiterchip übereinander angeordnet sind, und das passive Bauelement neben dem zweiten Halbleiterchip angeordnet ist und einer der Kontaktbereiche des passiven Bauelements mit dem Kontaktbereich eines der Halbleiterchips elektrisch verbunden ist.According to the invention Problem solved by a circuit module comprising a first semiconductor chip with a contact region and a second semiconductor chip with a Contact region, wherein the first semiconductor chip and the second semiconductor chip in such a way one above the other are arranged, wherein the first semiconductor chip is not completely from is covered by the second semiconductor chip, and wherein a passive component is provided with two contact areas, wherein the passive component and the first semiconductor chip on top of each other are arranged, and the passive component next to the second semiconductor chip is arranged and one of the contact areas of the passive component electrically connected to the contact region of one of the semiconductor chips is.
Bei dieser Anordnung befindet sich das passive Bauelement, das ein Kondensator sein kann, sehr nahe an den elektrischen Schaltungen eines der Halbleiterchips, wodurch die Länge der elektrischen Verbindungen zwischen dem passiven Bauelement und einem der Halbleiterchips und somit auch die in den elektrischen Verbindungen entstehenden parasitären Größen reduziert werden. Da die Länge der elektrischen Verbindungen sehr kurz ist, ergeben sich nur geringe Einstreuungen in andere elektrische Verbindungen. Ferner ist diese Anordnung besonders Platz sparend, wodurch sie sich insbesondere für mobile Geräte eignet.at This arrangement is the passive component, which is a capacitor can be very close to the electrical circuits of one of the semiconductor chips, whereby the length the electrical connections between the passive component and one of the semiconductor chips and thus also in the electrical Compounds resulting parasitic sizes are reduced. Because the Length of electrical Connections is very short, resulting in only minor interference in other electrical connections. Furthermore, this arrangement is special Space-saving, making it particularly suitable for mobile devices.
Der Begriff übereinander ist dahingehend zu verstehen, dass sich die Halbleiterchips berühren oder zwischen ihnen eine Schicht oder mehrere Schichten vorhanden sind, die beispielsweise eine Schutz-, Isolations-, Verbindungs- und/oder Halterungsfunktion übernehmen. Selbiges gilt für den ersten Halbleiterchip und das passive Bauelement. Das passive Bauelement und der zweite Halbleiterchip können über oder unter dem ersten Halbleiterchip sein. Die elektrischen Verbindungen können beispielsweise aus Bonddrähten gebildet werden.Of the Term on top of each other is to be understood to mean that the semiconductor chips touch or between them a layer or several layers are present, for example, a protection, isolation, connection and / or Take over the holding function. The same applies to the first semiconductor chip and the passive component. The passive one Component and the second semiconductor chip may be above or below the first semiconductor chip. The electrical connections can for example, from bonding wires be formed.
Der zweite Halbleiterchip kann kleiner sein als der erste Halbleiterchip und kann vollständig innerhalb des Umfangs des ersten Halbleiterchips angeordnet sein. Diese Anordnung ist besonders kompakt und leicht herzustellen.Of the second semiconductor chip may be smaller than the first semiconductor chip and can completely be arranged within the circumference of the first semiconductor chip. This arrangement is particularly compact and easy to manufacture.
Das Schaltungsmodul kann eine im Wesentlichen die Halbleiterchips umgebende Umhüllung aufweisen, die derart ausgebildet ist, dass sie auch das passive Bauelement umhüllt. Somit befindet sich das passive Bauelement innerhalb der Umhüllung. Die Umhüllung kann ein Kunststoffgehäuse, z.B. ein so genanntes „Dual-In-Line"-Gehäuse, ein so genanntes BGA, ein so genanntes „Overfill" bei Verwendung der „Chip-On-Board"-Technik oder jedes andere Konzept für die Realisierung von Chip-Stack-Packages sein.The circuit module may have a substantially union surrounding the semiconductor chip envelope, which is designed such that it also encloses the passive component. Thus, the passive device is located within the enclosure. The enclosure may be a plastic housing, eg a so-called "dual-in-line" housing, a so-called BGA, a so-called "overfill" using the "chip-on-board" technique or any other concept for the realization of chip stack packages.
Das Schaltungsmodul kann ferner einen Träger aufweisen, wobei die Halbleiterchips an der gleichen Seite des Trägers angeordnet sind. Der Träger kann von der Umhüllung umgeben sein. An dem oder in dem Träger kann eine elektrische Verbindungslage ausgebildet sein, die mit den Halbleiterchips und dem passiven Bauelement, z.B. mit Bonddrähten, elektrisch verbunden ist und die dazu vorgesehen ist, elektrische Verbindungen zwischen den Halbleiterchips und/oder dem passiven Bauelement und an Anschlüsse zum Kontaktieren des Schaltungsmodul, z.B. an einer Leiterplatte, zu bilden.The Circuit module may further comprise a carrier, wherein the semiconductor chips on the same side of the carrier are arranged. The carrier can from the serving be surrounded. An electrical connection layer may be formed on or in the carrier which are connected to the semiconductor chips and the passive device, e.g. with bonding wires, is electrically connected and which is intended to electrical Connections between the semiconductor chips and / or the passive one Component and connections for contacting the circuit module, e.g. on a circuit board, to build.
Bei dem Schaltungsmodul können die Halbleiterchips je eine Mehrzahl von Kontaktbereichen aufweisen, wobei das Schaltungsmodul ferner eine Mehrzahl von elektrischen Verbindungen zu den Kontaktbereichen der Halbleiterchips aufweist, die elektrische Signale an die Halbleiterchips zuführen bzw. von diesen abführen und/oder eine elektrische Versorgung bereitstellen, und die elektrischen Verbindungen zwischen dem passiven Bauelement und einem der Halbleiterchips derart ausgebildet sind, dass kein Übersprechen zwischen der Mehrzahl von elektrischen Verbindungen des Schaltungsmoduls auftritt.at the circuit module can the semiconductor chips each have a plurality of contact areas, wherein the circuit module further comprises a plurality of electrical Having connections to the contact areas of the semiconductor chips, supplying the electrical signals to the semiconductor chips or dissipate from these and / or provide electrical supply, and the electrical Connections between the passive device and one of the semiconductor chips are formed such that no crosstalk between the plurality of electrical connections of the circuit module occurs.
Beispielsweise können an den für eine Spannungsversorgung vorgesehenen elektrischen Verbindungen Stromspitzen entstehen, die zu Störungen in Form von Übersprechen in andere elektrischen Verbindungen führen können. Diese Störungen können reduziert werden, indem die für eine Spannungsversorgung vorgesehenen elektrischen Verbindungen nebeneinander liegend und/oder entfernt von anderen elektrischen Verbindungen ausgebildet werden. Sind die eine Spannungsversorgung bildenden elektrischen Verbindungen nebeneinander liegend ausgebildet, hebt sich die induktive Störung durch die elektrische Verbindung, die Strom zum Halbleiterchip liefert, mit der induktiven Störung der elektrischen Verbindung auf, die Strom vom Halbleiterchip abführt.For example can to the for a power supply provided electrical connections Current peaks arise, which leads to disturbances in the form of crosstalk can lead to other electrical connections. These disturbances can be reduced be by the for a power supply provided electrical connections next to each other lying and / or away from other electrical connections be formed. Are the one power supply forming electrical connections formed adjacent to each other, lifts the inductive disturbance through the electrical connection that supplies power to the semiconductor chip, with inductive interference the electrical connection that dissipates power from the semiconductor chip.
Das Schaltungsmodul kann eine elastische mechanische Verbindung zwischen dem passiven Bauelement und einem der Halbleiterchips aufweisen, um unterschiedliche Wärmeausdehnungen des passiven Bauelements und des entsprechenden Halbleiterchips aufzunehmen. Dadurch entstehen während des Betriebs des Schaltungsmoduls, während dem sich die Halbleiterchips erwärmen, keine mechanischen Spannungen in dem Schaltungsmodul, wodurch dessen Lebensdauer erhöht wird. Die elastische Verbindung kann beispielsweise durch Klebstoff gebildet werden. Vorteilhaft kann das passive Bauelement aus einem Material gebildet werden, das einen ähnlichen Wärmeausdehnungskoeffizienten wie das Material des ersten Halbleiterchips aufweist.The Circuit module can be an elastic mechanical connection between the passive component and one of the semiconductor chips, by different thermal expansions the passive component and the corresponding semiconductor chip take. This creates during the operation of the circuit module during which the semiconductor chips heat, no mechanical stresses in the circuit module, whereby the Lifespan increased becomes. The elastic connection can be made, for example, by adhesive be formed. Advantageously, the passive component of a Material are formed, which has a similar coefficient of thermal expansion as the material of the first semiconductor chip.
Ein Kontaktbereich des passiven Bauelements kann direkt mit einem Kontaktbereich eines der Halbleiterchips elektrisch verbunden sein. Diese elektrische Verbindung kann durch einen Bonddraht oder, indem ein Kontaktbereich des passiven Bauelements und ein Kontaktbereich eines der Halbleiterchips aneinander angeordnet sind, gebildet sein. Durch die direkte Verbindung ergeben sich besonders kurze Verbindungslängen, wodurch parasitäre Größen und Einstreuungen in andere elektrische Verbindungen reduziert werden.One Contact area of the passive device can be directly connected to a contact area one of the semiconductor chips to be electrically connected. This electrical Connection can be made by a bonding wire or by making a contact area of the passive component and a contact region of one of the semiconductor chips are arranged on each other, be formed. Through the direct connection This results in particularly short connection lengths, which parasitic sizes and Interference in other electrical connections can be reduced.
Die beiden Halbleiterchips können derart angeordnet sein, dass der Kontaktbereich des ersten Halbleiterchips in Richtung des Kontaktbereichs des zweiten Halbleiterchips gerichtet ist. Damit kann die Anzahl der notwendigen Verbindungen mit Bonddrähten reduziert werden. Ein Halbleiterchip könnte auf dem anderen als „Flip-Chip" angeordnet werden.The Both semiconductor chips can be arranged such that the contact region of the first semiconductor chip directed in the direction of the contact region of the second semiconductor chip is. This reduces the number of necessary connections with bonding wires become. A semiconductor chip could be on the other as a "flip-chip" are arranged.
Das Schaltungsmodul kann eine elektrische Verbindungslage aufweisen, die sich innerhalb der Umhüllung und zwischen den Halbleiterchips befindet, und ein Kontaktbereich des passiven Bauelements kann durch die elektrische Verbindungslage mit dem Kontaktbereich eines der Halbleiterchips elektrisch verbunden sein. Die elektrische Verbindungslage kann die Anzahl der notwendigen Bonddrähte und/oder die Länge der elektrischen Verbindungen reduzieren. Dadurch können parasitäre Größen und Kosten reduziert werden. Sind die Kontaktbereiche des zweiten Halbleiterchips in Richtung der Kontaktbereiche des ersten Halbleiterchips orientiert, können in der Verbindungslage gebildete elektrische Verbindungen die Kontaktbereiche des passiven Bauelements mit den Kontaktbereichen des ersten und des zweiten Halbleiterchips verbinden. Die Verbindungslage kann integral mit einem der Halbleiterchips ausgebildet sein oder durch eine Metalllage in einem der Halbleiterchips gebildet sein.The Circuit module may have an electrical connection layer, which are within the envelope and between the semiconductor chips, and a contact area of the passive component can by the electrical connection position with the Contact region of one of the semiconductor chips to be electrically connected. The electrical connection position can be the number of necessary Bond wires and / or the length reduce the electrical connections. This allows parasitic variables and Costs are reduced. Are the contact areas of the second semiconductor chip oriented in the direction of the contact regions of the first semiconductor chip can, in the connection layer formed electrical connections the contact areas of the passive component with the contact areas of the first and connect the second semiconductor chip. The connection position can be integrally formed with one of the semiconductor chips or through a metal layer may be formed in one of the semiconductor chips.
Die elektrische Verbindungslage des Schaltungsmoduls kann Kontaktbereiche aufweisen, wobei das passive Bauelement derart an der elektrischen Verbindungslage angeordnet ist, dass die Kontaktbereiche des passiven Bauelements und die Kontaktbereiche der elektrischen Verbindungslage zumindest teilweise aneinander angeordnet sind, und eine mechanische Befestigung und eine elektrische Verbindung zwischen den Kontaktbereichen des passiven Bauelements und den Kontaktbereichen der elektrischen Verbindungslage ausgebildet ist. Sind die Kontaktbereiche des passiven Bauelements elektrisch und mechanisch mit der Verbindungslage verbunden, kann ferner die Anzahl der notwendigen Bonddrähte reduziert werden. Es können sich auch elektrische Verbindungen mit einer reduzierten Länge ergeben, was die parasitären Größen und Einstreuungen in andere elektrische Verbindungen weiter reduziert. Ist eine mechanische Verbindung zwischen einem Kontaktbereich des passiven Bauelements und der Verbindungslage ausgebildet, kann auf eine zusätzliche mechanische Befestigung des passiven Bauelements verzichtet werden.The electrical connection layer of the circuit module can have contact regions, wherein the passive component is arranged on the electrical connection layer in such a way that the contact regions of the passive component and the contact regions of the electrical connection layer are at least partially arranged against one another, and a mechanical attachment and an electrical connection between the contact regions of the passive device and the contact regions of the electrical connection layer is formed. If the contact regions of the passive component are electrically and mechanically connected to the connection layer, the number of necessary bonding wires can also be reduced. It can also result in electrical connections with a reduced length, which further reduces the parasitic sizes and interference into other electrical connections. If a mechanical connection is formed between a contact region of the passive component and the connection layer, an additional mechanical attachment of the passive component can be dispensed with.
Bei dem Schaltungsmodul kann ein Halbleiterchip eine Speichereinrichtung und das passive Bauelement ein Kondensator sein, der zwischen den elektrischen Verbindungen für eine Spannungsversorgung der Speichereinrichtung angeschlossen ist.at The circuit module, a semiconductor chip, a memory device and the passive device be a capacitor between the electrical Connections for a power supply of the memory device is connected.
Die Erfindung schafft ferner ein Verfahren zum Reduzieren parasitärer Effekte in einem Schaltungsmodul nach Anspruch 12. Bezüglich vorteilhafter Weiterbildungen des Verfahrens wird auf die vorstehende Beschreibung des Schaltungsmoduls verwiesen.The The invention further provides a method of reducing parasitic effects in a circuit module according to claim 12. With regard to advantageous developments of the method is based on the above description of the circuit module directed.
Die Erfindung wird nur anhand von drei Ausführungsformen beispielhaft erläutert.The The invention will be explained by way of example only with reference to three embodiments.
In
Das
Schaltungsmodul
Ein
erster Kontaktbereich
Beispielweise
kann der Bonddraht
Bei
der in
Der
Kontaktbereich
- 11
- Schaltungsmodulcircuit module
- 22
- Trägercarrier
- 33
- erster Halbleiterchipfirst Semiconductor chip
- 4, 54, 5
- KlebestoffschichtAdhesive layer
- 66
- passives Bauelementpassive module
- 77
- kleinerer Halbleiterchipsmaller Semiconductor chip
- 8, 98th, 9
- Kontaktbereiche des Trägerscontact areas of the carrier
- 10, 1110 11
- Kontaktbereiche des ersten Halbleiterchipscontact areas of the first semiconductor chip
- 12, 1312 13
- Kontaktbereiche des passiven Bauelementscontact areas of the passive component
- 14, 1514 15
- Kontaktbereiche des kleineren Halbleiterchipscontact areas of the smaller semiconductor chip
- 1616
- Umhüllungwrapping
- 1717
- äußere Anschlüsseouter connections
- 1818
- Bonddrahtbonding wire
- 1919
- UmverdrahtungslagenUmverdrahtungslagen
- 2020
- Bonddrahtbonding wire
- 2222
- elektrische Verbindungelectrical connection
- 2323
- Bonddrahtbonding wire
- 24, 2524 25
- elektrische Verbindungenelectrical links
- 26, 2726 27
- Kontaktbereichecontact areas
- 2828
- Verbindungslageconnecting layer
- 2929
- Kontaktbereichcontact area
- 3030
- Kontaktbereichcontact area
- 3131
- elektrische Verbindungelectrical connection
Claims (16)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102004032014A DE102004032014A1 (en) | 2004-07-02 | 2004-07-02 | Circuit module, has passive component with contact areas, and elastic mechanical connection provided between component and one of semiconductor chips, where one contact area is electrically connected with contact areas of chips |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102004032014A DE102004032014A1 (en) | 2004-07-02 | 2004-07-02 | Circuit module, has passive component with contact areas, and elastic mechanical connection provided between component and one of semiconductor chips, where one contact area is electrically connected with contact areas of chips |
Publications (1)
Publication Number | Publication Date |
---|---|
DE102004032014A1 true DE102004032014A1 (en) | 2005-09-22 |
Family
ID=34877769
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE102004032014A Withdrawn DE102004032014A1 (en) | 2004-07-02 | 2004-07-02 | Circuit module, has passive component with contact areas, and elastic mechanical connection provided between component and one of semiconductor chips, where one contact area is electrically connected with contact areas of chips |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE102004032014A1 (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1999017368A1 (en) * | 1997-09-29 | 1999-04-08 | Raytheon Company | Three-dimensional component stacking using high density multichip interconnect decals |
US6108210A (en) * | 1998-04-24 | 2000-08-22 | Amerasia International Technology, Inc. | Flip chip devices with flexible conductive adhesive |
US6407456B1 (en) * | 1996-02-20 | 2002-06-18 | Micron Technology, Inc. | Multi-chip device utilizing a flip chip and wire bond assembly |
US6611434B1 (en) * | 2000-10-30 | 2003-08-26 | Siliconware Precision Industries Co., Ltd. | Stacked multi-chip package structure with on-chip integration of passive component |
US6700794B2 (en) * | 2001-07-26 | 2004-03-02 | Harris Corporation | Decoupling capacitor closely coupled with integrated circuit |
-
2004
- 2004-07-02 DE DE102004032014A patent/DE102004032014A1/en not_active Withdrawn
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6407456B1 (en) * | 1996-02-20 | 2002-06-18 | Micron Technology, Inc. | Multi-chip device utilizing a flip chip and wire bond assembly |
WO1999017368A1 (en) * | 1997-09-29 | 1999-04-08 | Raytheon Company | Three-dimensional component stacking using high density multichip interconnect decals |
US6108210A (en) * | 1998-04-24 | 2000-08-22 | Amerasia International Technology, Inc. | Flip chip devices with flexible conductive adhesive |
US6611434B1 (en) * | 2000-10-30 | 2003-08-26 | Siliconware Precision Industries Co., Ltd. | Stacked multi-chip package structure with on-chip integration of passive component |
US6700794B2 (en) * | 2001-07-26 | 2004-03-02 | Harris Corporation | Decoupling capacitor closely coupled with integrated circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE19520700B4 (en) | Semiconductor chip layout | |
DE112009000351B4 (en) | Microelectronic package containing silicon patches for high density interconnects, and methods of making same | |
DE10250538B4 (en) | Electronic component as multichip module and method for its production | |
DE102006056363B4 (en) | Semiconductor module with at least two substrates and method for producing a semiconductor module with two substrates | |
DE10103106A1 (en) | Power semiconductor module has smoothing capacitor whose main surface lies against main and side surfaces of package | |
DE10317101A1 (en) | On-chip noise reduction system and a method of manufacturing the same | |
DE102005055761A1 (en) | Power semiconductor element and production process for many such elements has stacked semiconductor chips with wiring structure on back side metallization of the base chip | |
DE19714470A1 (en) | Multichip interconnection for multichip module containing programmable logic component | |
DE102008048420A1 (en) | Chip arrangement and method for producing a chip arrangement | |
DE102013105352A1 (en) | Multi-chip packaging and process for its production | |
DE19755954A1 (en) | Lead frame structure, this semiconductor assembly using and manufacturing method therefor | |
WO2005091366A2 (en) | Semiconductor module comprising a coupling substrate and associated production method | |
DE102004041889B4 (en) | Semiconductor device with stacked semiconductor devices and method for their production | |
DE102005014746A1 (en) | Active primary-side circuit arrangement for a switching power supply | |
EP1490908A2 (en) | Power module comprising at least two substrates and method for producing the same | |
DE102011082986A1 (en) | INTEGRATED CIRCUIT ASSEMBLY WITH REDUCED PARASITOR GRINDING INDUCTIVITY | |
DE102013219780A1 (en) | Power semiconductor module and method for producing a power semiconductor module | |
DE19781978B4 (en) | Integrated circuit package and method of making the same | |
EP1403921A2 (en) | Electronic device with stacked semiconductor chips and associated manufacturing process | |
DE19821916A1 (en) | Packaged semiconductor device has a ball grid array substrate | |
DE102014104013A1 (en) | Power semiconductor device | |
DE10261410B4 (en) | Method for connecting an integrated circuit to a substrate and corresponding circuit arrangement | |
DE102004032014A1 (en) | Circuit module, has passive component with contact areas, and elastic mechanical connection provided between component and one of semiconductor chips, where one contact area is electrically connected with contact areas of chips | |
DE19747177C2 (en) | Housing component and method for its production | |
DE102005001590B4 (en) | BOC Package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OAV | Publication of unexamined application with consent of applicant | ||
OP8 | Request for examination as to paragraph 44 patent law | ||
8130 | Withdrawal |