CN1994032A - 压印衬底的方法和设备 - Google Patents

压印衬底的方法和设备 Download PDF

Info

Publication number
CN1994032A
CN1994032A CNA2005800265035A CN200580026503A CN1994032A CN 1994032 A CN1994032 A CN 1994032A CN A2005800265035 A CNA2005800265035 A CN A2005800265035A CN 200580026503 A CN200580026503 A CN 200580026503A CN 1994032 A CN1994032 A CN 1994032A
Authority
CN
China
Prior art keywords
sidewall
plate
microtool
substrate
forms
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2005800265035A
Other languages
English (en)
Inventor
T·比格斯
J·温里奇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of CN1994032A publication Critical patent/CN1994032A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/0002Lithographic processes using patterning methods other than those involving the exposure to radiation, e.g. by stamping
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00Manufacture or treatment of nanostructures
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0014Shaping of the substrate, e.g. by moulding
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0044Mechanical working of the substrate, e.g. drilling or punching
    • H05K3/005Punching of holes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/741Apparatus for manufacturing means for bonding, e.g. connectors
    • H01L2224/743Apparatus for manufacturing layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9212Sequential connecting processes
    • H01L2224/92122Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09009Substrate related
    • H05K2201/09036Recesses or grooves in insulating substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/01Tools for processing; Objects used during processing
    • H05K2203/0104Tools for processing; Objects used during processing for patterning or coating
    • H05K2203/0108Male die used for patterning, punching or transferring
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1189Pressing leads, bumps or a die through an insulating layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/15Position of the PCB during processing
    • H05K2203/1572Processing both sides of a PCB by the same process; Providing a similar arrangement of components on both sides; Making interlayer connections from two sides
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/107Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by filling grooves in the support with conductive material
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/465Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits by applying an insulating layer having channels for the next circuit layer
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T74/00Machine element or mechanism
    • Y10T74/22Miscellaneous

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Shaping Of Tube Ends By Bending Or Straightening (AREA)
  • Micromachines (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Moulds For Moulding Plastics Or The Like (AREA)

Abstract

一种压印衬底的方法和设备。本发明的一个实施例提供了一种在一个或两个板上具有侧壁的微型工具。侧壁有助于防止在微型工具板上或衬底上形成过多的电介质材料。对于本发明的一个实施例,每个微型工具板都具有在其上形成的侧壁。在施加压力时,侧壁彼此接触,因而减小了或消除了微型工具板的弯曲。

Description

压印衬底的方法和设备
技术领域
本发明的实施例总地涉及微电子器件制造,更具体地涉及压印衬底以制造这种器件的方法和设备。
背景技术
制造微电子器件的一个步骤为压印衬底。通常,在衬底核心的一侧或两侧具有电介质材料层,衬底核心可为金属或有机化合物。电介质材料可由热固化环氧树脂组成。电介质层可作为热固化环氧树脂平板敷覆,然后压印该电介质层以形成迹线。然后给迹线镀上导电材料(例如,铜)以形成微电子器件电路的导电迹线。随后形成层和相关的电子电路,以完成该器件。
通常,热固化环氧树脂层通过压印微型工具来压印。这种微型工具的传统设计具有许多由图1A-1C示出的不同缺点。
图1A示出了根据现有技术的微型工具。微型工具板105通常为具有分别为凸起部分106和凹陷部分107的薄金属板(例如,30密耳的镍板)。微型工具的凸起部分和凹陷部分为其特征,通常从顶到底约50-70微米。微型工具的每个板都通过真空装置(未示出)固定,并压入布置在衬底核心115上的热固化环氧树脂层110。环氧树脂层通常大约为40微米。通过应用压力,凹陷部分充满环氧树脂,凸起部分使环氧树脂移位。这种设计的一个缺点是环氧树脂材料不被容纳,即,没有措施来防止或限制环氧树脂以不希望的方式流动。当向微型工具盘施加压力时,允许环氧树脂材料流出。设备稍微的倾斜会导致环氧树脂以不希望的量和位置流动。环氧树脂材料的润湿性质使过多的材料沿着微型工具的边缘聚积,即,溢出的环氧树脂可能绕着板的边缘聚集而引起期望特征的变形。
并且,因为微型工具由薄板组成,所以当处于压力之下时,该薄板特别沿着具有较少环氧树脂材料提供阻力的外沿弯曲。该沿着边缘的向内弯曲引起环氧树脂层的厚度不均匀。这使得环氧树脂层在靠近边缘处比所期望的薄。
图1B示出了使用根据现有技术的微型工具形成的环氧树脂层。如图1B中所示,由于微型工具板的弯曲,靠近环氧树脂层110边缘的特征111变形。该弯曲可能会遍布,以致在衬底核心115中产生“陷窝”112。另外,凸起部分106用作微型工具的支脚,因而能够使衬底核心115产生陷窝。
通过计量材料量以限制溢出,在一定限度内解决了这个问题。这没有证明是非常有效的;当使用不足的环氧树脂量时,其结果为上述有缺陷的部分。当使用过多的环氧树脂量时,其过多的量沿着衬底的边缘形成,因而使得随后的平面化处理耗时更长。另外,其过多的材料不均匀,因此使得难以在随后的工序中保持真空。此外,其过多的材料使得衬底粘住微型工具板。移去衬底(例如,将其从板上撬开)会损坏板。
随着时间的过去,微型工具板沿着边缘反复的弯曲会引起边缘变得永久性变形。这种变形导致有缺陷的衬底特征,使其在板上难以保持真空。
图1C示出了根据现有技术的微型工具板的变形。如图1C中所示,板105在边缘120处变形。该变形是由于当压印其中的环氧树脂以非期望的量或位置流动的环氧树脂层时板的反复的弯曲而形成的。
附图说明
参考下面的描述和用来示出本发明实施例的附图,能够最佳地理解本发明。在附图中:
图1A示出了根据现有技术的微型工具;
图1B示出了使用根据现有技术的微型工具形成的环氧树脂层;
图1C示出了根据现有技术的微型工具板的变形;
图2示出了根据本发明一个实施例的微型工具;
图2A示出了根据本发明一个实施例的微型工具,其中两个板中的一个具有侧壁;
图3示出了根据本发明一个实施例的微型工具,其具有带侧壁的板,该侧壁形成为接触衬底核心;
图4示出了根据本发明一个实施例的微型工具,其具有在其中形成的一个或多个排气孔,以改善遍及由侧壁形成的容器的电介质材料的流动;
图4A为根据本发明一个实施例的微型工具板的俯视图,所述微型工具板具有在其中形成的排气道;和
图5示出了根据本发明一个实施例形成微型工具的工序。
具体实施方式
在下面的描述中,陈述了多个具体细节。但是,应当理解,没有这些具体细节,本发明的实施例也可实施。在其它的实例中,未详细示出公知的电路、结构和技术,以不模糊对本说明书的理解。
贯穿该说明书的对“一个实施例”或“实施例”的引用意味着在本发明至少一个实施例中包括结合该实施例描述的特定的特征、结构或特性。这样,在贯穿该说明书的不同位置出现的用语“在一个实施例中”或“在实施例中”不必全部指的是相同的实施例。另外,其特性的特征、结构或特性可以任意适当的方式在一个或多个实施例中组合。
此外,有创造性的方面少于单个公开的实施例中所有的特征。因此,说明书所附的权利要求据此清楚地并入该详细说明书中,每个权利要求基于其本身作为本发明的单独实施例。
图2示出了根据本发明一个实施例的微型工具。图2中示出的微型工具200包括分别在板205a和205b上的侧壁225a和225b。对于本发明的一个实施例,侧壁与板整体地形成,并且以与板相同的材料制成,可为镍或镍合金。这些侧壁绕着微型工具板的压印图案(即,特征)形成容器。侧壁225a和225b的尺寸设定得适于衬底核心215的厚度,使得在板上施加压力时,压印图案向电介质层210中延伸进期望的量。电介质层210可由热固化环氧树脂、热塑性塑料或其它适合的材料组成。对于本发明的一个实施例,侧壁225a和225b中的每个延伸超过压印图案一个大致等于衬底核心215厚度一半的距离。
在板205a和205b上施加压力时,侧壁225a和225b彼此接触。因为侧壁提供了彼此相抵的阻力,所以施加的压力的量不象现有技术设计中那样重要。对于通常使用的压力,由于在侧壁225a和225b之间产生的阻力,所以各板的边缘不会弯曲。另外,在关闭或压印位置,微型工具200封住整个衬底,因此电介质材料不能在微型工具板的边缘上聚积,也不能沿着衬底的边缘形成过多的电介质材料。此外,由于电介质材料不能容易地流到不期望的位置,所以倾斜不会引起缺陷部分。
对于本发明的一个实施例,微型工具的侧壁定位使得在压印时,整个衬底密封在电介质材料中。该实施例会导致减少或消除衬底粘到微型工具上的可能性。
本发明的各种可选实施例减少或消除了微型工具板沿着边缘的弯曲、由于倾斜引起的电介质材料到不期望位置的流动、以及过多的电介质材料沿着衬底边缘的聚积,因此提供了具有大致为7微米的总厚度变动(TTV)的压印衬底。
在可选实施例中,只有其中一个微型工具板可包括侧壁。图2A示出了根据本发明一个实施例其中两个板中的一个具有侧壁的微型工具。图2A中所示的微型工具200A包括形成在下部板205b上的侧壁225。板205a不包括侧壁。对于该实施例,侧壁225的高度基于衬底核心215,使得在板上施加压力时,压印图案向电介质层210延伸进期望的量。
如上面参考图2所述,根据本发明一个实施例的微型工具具有在压印处理期间彼此接触的侧壁。对于该实施例,侧壁的高度在严格的公差范围内确定,以确保侧壁不阻止压印图案与电介质层正确地接触。
图3示出了根据本发明一个实施例的微型工具,其具有带侧壁的板,该侧壁用以接触衬底核心。图3所示的微型工具300包括分别在板305a和305b上的侧壁325a和325b。如图3中所示,在向板施加压力时,侧壁接触衬底核心315。每个侧壁325a和325b绕着各自微型工具板305a和305b的压印图案形成容器。
对于该实施例,不再必须基于衬底核心的厚度确定侧壁的高度。侧壁的高度而是大致等于特征尺寸。该实施例允许加工的简便性。但是,因为侧壁会与衬底核心相接触,所以在施加的压力上必须遵守更加严格的公差,以避免使衬底核心产生陷窝,或者损坏衬底核心的电路。
图4示出了根据本发明一个实施例的微型工具,其具有在其中形成的一个或多个排气道,以改善遍及由侧壁形成的容器的电介质材料的流动。如图4中所示,微型工具400具有在上部板405a中形成的排气道430。排气道可形成在板上的任意位置,并可另外地或替代地形成在下部板405b上。电介质材料流进由微型工具板形成的容器的某些区域可能性较小。例如,电介质材料流进容器的上角(即,由上部板侧壁形成的角)可能性较小。排气道有助于电介质材料从电介质层410流进容器中的该区域。此外,排气道允许其过多的电介质材料从容器溢出,从而不在衬底或微型工具板上聚积。
图4A为根据本发明一个实施例的微型工具板的俯视图,所述微型工具板具有在其中形成的排气道。
图5示出了根据本发明一个实施例形成微型工具的工序。图5中所示的工序500从操作505开始,该步骤中确定衬底的尺寸。其尺寸可包括衬底核心厚度,以及电介质层厚度和要压印在衬底上的特征的尺寸。
在操作510,基于衬底尺寸确定微型工具板的侧壁高度。例如,对于上面参考图2描述的微型工具,其中各侧壁会与相对的板上的侧壁相接触,使用衬底核心厚度以及特征尺寸来确定侧壁高度。对于该实施例,各板的侧壁高度大致等于特征高度与衬底核心厚度的一半相加之和。对于参考图3描述的微型工具,各板的侧壁高度大致等于特征高度。
在操作515,形成微型工具,其在至少一个绕着压印图案的板上具有所确定高度的侧壁。另外,微型工具的一个或两个板可具有在其中形成的排气道,以辅助电介质材料的流动,如上面参考图4和4A所描述的。
尽管已经根据几个实施例描述了本发明,但是本领域的技术人员会认识到本发明不限于描述的实施例,而是能够在所附权利要求的精神和范围内通过修改和替代予以实施。因此本说明书应看作是示意性的,而不是限制性的。

Claims (24)

1.一种设备,包括:
一个或多个板,每个板都具有在其上形成的相应的压印图案;以及
一个或多个侧壁,每个侧壁都环绕着各自板的相应的压印图案。
2.如权利要求1所述的设备,其中每个侧壁都与各自的板整体地形成。
3.如权利要求1所述的设备,其中每个板都为大致30密耳厚的金属板,该金属从主要包括镍和镍合金的组中选择。
4.如权利要求1所述的设备,其中至少一个板具有在其中形成的一个或多个排气道。
5.一种微型工具,包括:
上部板,具有在其上形成的第一压印图案,该上部板具有绕着第一压印图案的第一侧壁;以及
下部板,具有在其上形成的第二压印图案,该下部板具有绕着第二压印图案的第二侧壁。
6.如权利要求5所述的微型工具,其中在施加压力时,第一侧壁与第二侧壁相接触,使得第一侧壁有助于减小下部板的弯曲并且第二侧壁有助于减小上部板的弯曲。
7.如权利要求6所述的微型工具,其中与第二侧壁相接触的第一侧壁形成了衬底电介质材料的容器,使得减少了过多的电介质材料在衬底、上部板和下部板上的聚积。
8.如权利要求6所述的微型工具,其中第一侧壁和第二侧壁的高度基于要压印的衬底的衬底核心的厚度来确定。
9.如权利要求5所述的微型工具,其中各上部板和下部板都为大至30密耳厚的金属板,该金属从主要包括镍和镍合金的组中选择。
10.如权利要求5所述的微型工具,其中在施加压力时,第一侧壁与衬底核心的上表面相接触,第二侧壁与衬底核心的下表面相接触,使得衬底核心有助于减小下部板的弯曲和上部板的弯曲。
11.如权利要求10所述的微型工具,其中与衬底核心上表面接触的第一侧壁形成衬底电介质材料的容器,使得减小了过多的电介质材料在衬底和上部板上的聚积,并且与衬底核心下表面接触的第二侧壁形成衬底电介质材料的容器,使得减小了过多的电介质材料在衬底和下部板上的聚积。
12.如权利要求5所述的微型工具,其中上部板和下部板中的至少一个具有形成在其中的一个或多个排气道。
13.一种微型工具,包括:
板,具有形成在其上的相应的压印图案,该压印图案由形成在板上的侧壁围绕;以及
相对的板,具有形成在其上的相应的压印图案。
14.如权利要求13所述的微型工具,其中在施加压力时,侧壁与相对的板的表面相接触,使得与相对的板的表面相接触的侧壁有助于减小板和相对的板的弯曲。
15.如权利要求13所述的微型工具,其中与相对的板的表面相接触的侧壁形成衬底电介质材料的容器,使得减小了过多的电介质材料在衬底、上部板和下部板上的聚积。
16.如权利要求15所述的微型工具,其中板具有在其中形成的一个或多个排气道。
17.一种方法,包括:
确定衬底的一个或多个尺寸;
基于衬底的尺寸确定微型工具板的侧壁高度;和
形成具有一个或多个板的微型工具,每个板都具有形成在其上的相应的压印图案,至少一个板具有侧壁,每个侧壁都环绕着各自板的相应的压印图案。
18.如权利要求17所述的方法,还包括:
在微型工具的一个或多个板中形成排气道。
19.如权利要求17所述的方法,其中每个侧壁都与各自的板整体地形成。
20.如权利要求17所述的方法,其中每个板都为大约30密耳厚的金属板,该金属从主要包括镍和镍合金的组中选择。
21.如权利要求17所述的方法,还包括:
在微型工具的两个相对的板中的每一个上都形成侧壁,其中在施加压力时,各侧壁与相对的板的侧壁相接触,使得各板的侧壁有助于防止相对的板的弯曲。
22.如权利要求21所述的方法,其中彼此相接触的侧壁形成衬底电介质材料的容器,使得减小了过多的电介质材料在衬底和两个板中每一个上的聚积。
23.如权利要求17所述的方法,还包括:
在微型工具的一个或多个相应的板中的每一个上都形成侧壁,其中在施加压力时,各侧壁与衬底核心相接触,使得与衬底核心相接触的侧壁有助于防止相应的板的弯曲。
24.如权利要求17所述的方法,还包括:
使用微型工具压印衬底。
CNA2005800265035A 2004-08-05 2005-07-20 压印衬底的方法和设备 Pending CN1994032A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/913,903 2004-08-05
US10/913,903 US20060027036A1 (en) 2004-08-05 2004-08-05 Methods and apparatuses for imprinting substrates

Publications (1)

Publication Number Publication Date
CN1994032A true CN1994032A (zh) 2007-07-04

Family

ID=35756092

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2005800265035A Pending CN1994032A (zh) 2004-08-05 2005-07-20 压印衬底的方法和设备

Country Status (7)

Country Link
US (2) US20060027036A1 (zh)
JP (1) JP2008509555A (zh)
KR (1) KR20070051302A (zh)
CN (1) CN1994032A (zh)
DE (1) DE112005001894T5 (zh)
TW (1) TWI296907B (zh)
WO (1) WO2006020330A2 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7162810B2 (en) * 2004-08-11 2007-01-16 Intel Corporation Micro tool alignment apparatus and method
EP2198739B1 (en) * 2008-12-10 2016-06-01 The Procter and Gamble Company Applicator for improved application of a hair treatment composition to a bundle of hair strands
JP2021520070A (ja) * 2018-04-02 2021-08-12 スリーエム イノベイティブ プロパティズ カンパニー ジャンパを有する電気デバイス

Family Cites Families (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2431393A (en) * 1929-05-18 1947-11-25 Jacob Poster Method of forming metal and attaching it to a support
US2413393A (en) * 1938-05-02 1946-12-31 Vickers Inc Power transmission
US2655196A (en) * 1950-09-20 1953-10-13 Magnani Alessandro Method and machine for manufacturing corrugated fibrocement slabs
US3039139A (en) * 1957-05-23 1962-06-19 Nishioka Kazuichi Apparatus for manufacture of phonograph records
US3880970A (en) * 1969-12-30 1975-04-29 Bar Mubar Es Cipopari Kutato I Process for producing microcellular shaped pieces of dimensional accuracy, particularly shoe soles
US4332167A (en) * 1975-11-28 1982-06-01 Drexelbrook Controls, Inc. Method of making an RF admittance measuring probe and product thereof
US4267142A (en) * 1979-10-22 1981-05-12 Lankheet Jay A Reinforced resin molding method and apparatus
US4423000A (en) * 1980-10-17 1983-12-27 Syoichi Teraoka Method for molding hollow plastic articles
JPS58155538A (ja) * 1982-03-10 1983-09-16 Hitachi Ltd 光ディスク記録媒体用基板
US4536149A (en) * 1984-07-18 1985-08-20 Brown & Williamson Tobacco Corporation Apparatus for making grooves in cigarette filters
US4875839A (en) * 1987-03-20 1989-10-24 Kabushiki Kaisha Toshiba Scroll member for use in a positive displacement device, and a method for manufacturing the same
US5344304A (en) * 1987-09-05 1994-09-06 Canon Kabushiki Kaisha Mold for molding of substrate for information recording medium
EP0330895B1 (de) * 1988-03-03 1994-12-14 Siemens Aktiengesellschaft Verfahren zum Befestigen von elektronischen Bauelementen auf Substraten und Anordnung zur Durchführung desselben
US5464337A (en) * 1991-03-27 1995-11-07 The Charles Stark Draper Laboratories Resin transfer molding system
US5255022A (en) * 1992-04-02 1993-10-19 Xerox Corporation Ink manifold having elastomer channel plate for ink jet printhead and process for making
JPH06111384A (ja) * 1992-09-24 1994-04-22 Kuraray Co Ltd 光ディスク用スタンパの複製方法
CA2142636C (en) * 1994-02-18 2005-09-20 Salvatore Caldarise Implantable articles with as-cast macrotextured surface regions and method of manufacturing the same
JP3442877B2 (ja) * 1994-02-21 2003-09-02 富士通株式会社 樹脂成形品及びその製造方法
JP2787281B2 (ja) * 1994-09-20 1998-08-13 株式会社ジェイエスピー 凹凸模様を有するコンクリート面形成用化粧型及び凹凸模様を有するコンクリート面の形成方法
KR960025390A (ko) * 1994-12-03 1996-07-20 안시환 광 디스크 스템퍼의 제조방법
KR100230244B1 (ko) * 1995-01-24 1999-11-15 윤종용 다층 광 기록 매체의 제조방법 및 그 장치
US5708652A (en) * 1995-02-28 1998-01-13 Sony Corporation Multi-layer recording medium and method for producing same
IT1294944B1 (it) * 1997-08-01 1999-04-23 Sacmi Metodo per formare piastrelle ceramiche di grandi dimensioni mediante stampi parzialmente isostatici, e dispositivo per attuare il metodo.
US6663935B1 (en) * 1999-05-17 2003-12-16 Sony Corporation Disk-like multilayer information recording medium and production method thereof
US6809802B1 (en) * 1999-08-19 2004-10-26 Canon Kabushiki Kaisha Substrate attracting and holding system for use in exposure apparatus
CA2316630A1 (en) * 1999-08-27 2001-02-27 Takashi Maki Fuel cell separator production system and method, and fuel cell separator produced by same
TW540046B (en) * 1999-09-01 2003-07-01 Matsushita Electric Ind Co Ltd Optical disk stamper mastering method and apparatus
DE10039377A1 (de) * 1999-09-03 2001-03-08 Merck Patent Gmbh Thermochromes flüssigkristallines Medium
US6517995B1 (en) * 1999-09-14 2003-02-11 Massachusetts Institute Of Technology Fabrication of finely featured devices by liquid embossing
SE515607C2 (sv) * 1999-12-10 2001-09-10 Obducat Ab Anordning och metod vid tillverkning av strukturer
AU2000222795A1 (en) * 2000-02-04 2001-08-14 Georg Fischer Disa A/S Method and apparatus for producing casting moulds or mould parts
ATE354166T1 (de) * 2000-04-25 2007-03-15 Matsushita Electric Ind Co Ltd Verfahren zur herstellung eines plattensubstrats und verfahren und vorrichtung zur herstellung einer optischen platte
US6797091B2 (en) * 2000-05-10 2004-09-28 Ballard Power Systems Inc. Method for embossing expanded graphite sheet material under reduced pressure
US6423252B1 (en) * 2000-06-23 2002-07-23 Ethicon, Inc. Methods of making micropatterned foams
WO2002006902A2 (en) * 2000-07-17 2002-01-24 Board Of Regents, The University Of Texas System Method and system of automatic fluid dispensing for imprint lithography processes
JP2002042387A (ja) * 2000-07-19 2002-02-08 Sony Corp 記録媒体の製造方法および記録媒体製造装置
AU2002227821A1 (en) * 2001-01-16 2002-07-30 Michael P. Sakno Firestop coupling for penetration of building separations
US6749794B2 (en) * 2001-08-13 2004-06-15 R + S Technik Gmbh Method and apparatus for molding components with molded-in surface texture
US20030047847A1 (en) * 2001-09-13 2003-03-13 Fitzell James Richard Thermoforming method and apparatus
DE50200284D1 (de) * 2002-01-25 2004-04-15 Leister Process Technologies S Verfahren zum Abformen von Mikro- und Nanostrukturen
JP2003262713A (ja) * 2002-03-11 2003-09-19 Nikon Corp 回折光学素子及び回折光学素子の製造方法
US6645293B2 (en) * 2002-03-07 2003-11-11 Illinois Institute Of Technology Molecular crystals of controlled size
JP3737059B2 (ja) * 2002-03-14 2006-01-18 芝浦メカトロニクス株式会社 基板貼り合わせ装置および基板貼り合わせ方法
JP2003281791A (ja) * 2002-03-22 2003-10-03 Toshiba Corp 片面2層光ディスク及びその製造方法及び装置
JPWO2003081584A1 (ja) * 2002-03-27 2005-07-28 松下電器産業株式会社 多層光情報記録媒体の製造方法
CA2380114C (en) * 2002-04-04 2010-01-19 Obducat Aktiebolag Imprint method and device
US6656308B2 (en) * 2002-04-22 2003-12-02 International Business Machines Corporation Process of fabricating a precision microcontact printing stamp
ATE439969T1 (de) * 2002-04-24 2009-09-15 Obducat Ab Vorrichtung und verfahren zum übertragen eines musters auf ein substrat
JP2004050813A (ja) * 2002-05-31 2004-02-19 Tohoku Pioneer Corp 絶縁樹脂フィルム及び絶縁樹脂フィルムの微細パターン形成方法
US7252492B2 (en) * 2002-06-20 2007-08-07 Obducat Ab Devices and methods for aligning a stamp and a substrate
US20050277244A1 (en) * 2002-07-23 2005-12-15 Norbert Galster Method for fastening microtool components to objects
AU2003251262A1 (en) * 2002-08-27 2004-03-19 Obducat Ab Device for transferring a pattern to an object
JP4307040B2 (ja) * 2002-09-18 2009-08-05 リコー光学株式会社 微細表面構造をもつ物品の製造方法
US20040201138A1 (en) * 2003-04-11 2004-10-14 Klaser Technology Inc. Mother plate for deep lines pattern impression and manufacturing thereof
US7159836B2 (en) * 2003-06-30 2007-01-09 Owens Corning Fiberglas Technology, Inc. Flow through molding apparatus and method
US20050116387A1 (en) * 2003-12-01 2005-06-02 Davison Peter A. Component packaging apparatus, systems, and methods
TWI233423B (en) * 2004-01-29 2005-06-01 Tech Media Corp U Method of fabricating a stamper with microstructure patterns
US7297369B2 (en) * 2004-03-31 2007-11-20 Intel Corporation Process for micro-grooving a polymer alignment layer for a liquid crystal display
US20050260790A1 (en) * 2004-05-24 2005-11-24 Goodner Michael D Substrate imprinting techniques
US8025831B2 (en) * 2004-05-24 2011-09-27 Agency For Science, Technology And Research Imprinting of supported and free-standing 3-D micro- or nano-structures
US20050277286A1 (en) * 2004-06-14 2005-12-15 Daewoong Suh Metallic glass microtool
US7363854B2 (en) * 2004-12-16 2008-04-29 Asml Holding N.V. System and method for patterning both sides of a substrate utilizing imprint lithography

Also Published As

Publication number Publication date
TW200618688A (en) 2006-06-01
US20070138135A1 (en) 2007-06-21
TWI296907B (en) 2008-05-11
WO2006020330A3 (en) 2006-09-14
JP2008509555A (ja) 2008-03-27
DE112005001894T5 (de) 2007-06-21
US20060027036A1 (en) 2006-02-09
WO2006020330A2 (en) 2006-02-23
KR20070051302A (ko) 2007-05-17

Similar Documents

Publication Publication Date Title
EP1392091B1 (en) Method and system for printing integrated circuit patterns
CN1077040C (zh) 用于丝网印刷的刮板及其制造方法
KR100782412B1 (ko) 전사회로 형성방법 및 회로기판 제조방법
US20120138336A1 (en) Printed circuit board and method of manufacturing the same
US8052035B2 (en) Method and mask assembly for forming solder bodies on a substrate
JP2014004819A (ja) パターン形成方法及びその形成装置
CN1951162B (zh) 元件配置基板及其制备方法
EP2307199B1 (en) Screen printing plate and printing method
US20080223612A1 (en) Wiring substrate and manufacturing method thereof
US8236373B2 (en) Method for controlled ink-jet spreading of polymers for the insulation and/or protection of printed circuits
US20110154661A1 (en) Method of fabricating printed circuit board assembly
CN1994032A (zh) 压印衬底的方法和设备
US6766736B2 (en) Printing stencils for electronic substrates
CN1993021A (zh) 用于制造配线基板的方法
CN1224511C (zh) 喷墨打印头的软性电路板的结构与制作方法
JP2006278428A (ja) 薄膜トランジスタの形成方法
CN110945720B (zh) 各向异性导电膜
CN1641801A (zh) 表面黏合金属箔芯片电阻器的制造方法
US20110000702A1 (en) Circuit board
US20070169600A1 (en) Method and structure to enable fine grid mlc technology
US20230337369A1 (en) Stencil mask and stencil printing method
CN1942056A (zh) 柔性电路板的制造方法
CN1652672A (zh) 图案化绝缘层及其应用的显示面板
TW202407119A (zh) 模板掩模和模板印刷方法
CN101051615A (zh) 具有埋入被动元件的基板及其制造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1109294

Country of ref document: HK

C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication
REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1109294

Country of ref document: HK