CN1802623B - Device and method for transmitting synchronous audio frequency and video frequency data - Google Patents

Device and method for transmitting synchronous audio frequency and video frequency data Download PDF

Info

Publication number
CN1802623B
CN1802623B CN200480016105.0A CN200480016105A CN1802623B CN 1802623 B CN1802623 B CN 1802623B CN 200480016105 A CN200480016105 A CN 200480016105A CN 1802623 B CN1802623 B CN 1802623B
Authority
CN
China
Prior art keywords
frame
audio
computing machine
header
frame header
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN200480016105.0A
Other languages
Chinese (zh)
Other versions
CN1802623A (en
Inventor
乔瓦尼·M·阿尼奥利
安德鲁·亚诺维茨
约翰·O·阿布特
塞缪尔·R·鲍曼
詹姆斯·A·德尔维什
杰弗里·C·狄龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Apple Inc
Original Assignee
Apple Computer Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/746,281 external-priority patent/US20040255338A1/en
Application filed by Apple Computer Inc filed Critical Apple Computer Inc
Publication of CN1802623A publication Critical patent/CN1802623A/en
Application granted granted Critical
Publication of CN1802623B publication Critical patent/CN1802623B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

A data stream format for transmission of data frames between a computer and a video client via an interface, the data stream(108) being a plurality of data frames(108) transmitted sequentially, each data frame comprising: a frame header(110); video data(112), the video data following the frame header(110); and audio data(114), the audio data(112) following the video data(114).

Description

Be used to transmit the device and method of isochronous audio and video data
Technical field
The present invention relates generally to the device that communicates by network.In particular, the present invention relates to the transmission frame number certificate, described frame is characterised in that there is a header in it, a block of video data thereafter and follow an audio data block of described block of video data.
Background technology
" bus " is the set of the signal of two or more electrical parts of interconnection, and it allows a device to one or more other device transmission information.Use many dissimilar buses in computing machine and the computing machine Related product.Example comprises peripheral element interconnection (" PCI ") bus, Industry Standard Architecture (" ISA ") bus and USB (universal serial bus) (" USB "), only gives some instances.Usually by the operation of a standard definition bus, this standard is specified various relevant things, such as the electrical characteristics of this bus, how by this bus transfer data, how to confirm requests for data etc.Use a bus to carry out a activity and be commonly called one " circulation " of operation such as transmission data, request msg etc.Standardization one bus protocol assists in ensuring that the efficient communication between the device that is connected to this bus, even these devices are by the manufacturing of different manufacturers.Arbitrary hope manufacturing provides an interface that this device is exclusive with the bus that is connected with the company that sells a device that uses on a special bus for that device.The device of a special bus standard of design guarantees that described device can correctly communicate with all other devices that are connected to this same bus, even these other devices are by the manufacturing of different manufacturers.Therefore, for instance, one for the inside facsimile recorder/modulator-demodular unit (personal computer inside just) that designs in operation on the pci bus can transmit data and receive data from these other devices by other devices on this pci bus, even each device on this pci bus is all by the manufacturing of different manufacturers.
At present, exist market to promote by bus interface and incorporate various types of consumer electronics device into, described bus interface allows this equipment is connected to other equipment with a respective bus interface.For instance, become available by an IEEE 1394 bus interface digital cameras, digital VTR, digital video disk (" DVD "), printer.Described IEEE (" institute of electrical and electronic engineers ") 1394 buses (for example) allow a digital camera is connected to a printer or computing machine, therefore the image that this camera obtained can be presented on the described printer or electronics is stored in the described computing machine.In addition, can Digital Television be couple to a computing machine or computer network by an IEEE 1394 buses.
Yet, exist many devices not have any IEEE 1394 interfaces.This brings a problem, and these devices can not be connected with other device as described above.Need overcome this problem sincerely provides connection to device, otherwise these devices can not be connected to an IEEE 1394 buses.
Summary of the invention
The present invention has solved the problem of above being discussed by a data stream format that is used for the data frame transfer between a computing machine and the videoconference client is provided.Computing machine and videoconference client communicate each other by an interface that is connected between this computing machine and this videoconference client.Described data stream comprises the Frame of sequential delivery, and wherein each Frame has a frame header, follows the video data of this frame header and follows the voice data of this video data.In one embodiment, described Frame also comprises an audio header that is present between video data and the voice data.Can comprise a frame count synchronization bit, itself and vertical blanking part are synchronously.In one embodiment, described audio header comprises an audio frequency cycle count.In one embodiment, with respect to video data sampling voice data.In one embodiment, the every frame of described voice data comprises audio samples counting.In one embodiment, the byte number of described each sample of audio samples counting indication, and it can change according to ANSI/SMPTE 272M specification.Described frame header also can comprise the form mark, the figure place of each sample of its instruction video data.In an embodiment, described frame header comprises a smpte time code and and increases progressively a frame counter and an audio frequency cycle count, and the indication of described audio frequency cycle count is by the position in the specified audio frequency beat of described ANSI/SMPTE 272M specification.In an embodiment, described frame header comprises the block size byte count that contains how many audio frequency bytes in voice-grade channel counting and the described voice data of an indication.Also can comprise audio format mark and video format mark in the described frame header.
On the other hand, the invention provides a kind of method of data transmission, described method comprises the frame that an additional header to meets SDTI; And between a videoconference client and a computing machine, transmit this header and meet the frame of SDTI by an interface that meets IEEE 1394b.In one embodiment, the frame of the described SDTI of meeting is divided into first and second parts, and sends this header and a part, and send this header and second portion by a second channel by a first passage.
Description of drawings
When considered in conjunction with the accompanying drawings, will understand many other characteristics of the present invention and advantage by the detailed description of reading hereinafter, wherein:
Fig. 1 is with the block diagram form explanation employed primary clustering relevant with embodiments of the invention;
Fig. 2 illustrates the form of frame according to an embodiment of the invention;
Fig. 3 A and Fig. 3 B illustrate the form of first packet and packet subsequently respectively;
Fig. 4 A and Fig. 4 B illustrate the tissue of the video data in the packet according to an embodiment of the invention;
Fig. 5 A and Fig. 5 B illustrate the tissue of the voice data in the packet according to an embodiment of the invention;
Fig. 6 and Fig. 7 illustrate the element of header included in the frame according to an embodiment of the invention;
Fig. 8 explanation is gathered so that form the bag of a frame according to an embodiment of the invention through combination;
Fig. 9 A-9D illustrates an alternate embodiment of the present invention, wherein uses the variant of SDTI frame according to embodiments of the invention;
Fig. 9 E illustrates an alternate embodiment, and wherein transmitter separates SDTI stream and makes it spread all over a plurality of passages;
Figure 10 is performed with the process flow diagram formal specification according to an embodiment of the invention so that the action of the external definition between a computing machine and the hardware interface is provided;
Figure 11 illustrates the register memory mapping of interface device according to an embodiment of the invention;
Figure 12 illustrates the tissue of the A/V global register that interface of the present invention contains;
Figure 13 illustrates the tissue of the global state register that interface device of the present invention contains;
Control register when Figure 14 illustrates waiting of containing in the interface device of the present invention;
Figure 15 illustrates the tissue of the flow control register that contains in the interface device of the present invention;
The tissue of channel register when Figure 16 illustrates waiting of containing in the interface device of the present invention.
Embodiment
Note Fig. 1, with block diagram form showed through connecting in case between a computing machine 100 and client 102 assembly of transmission of audio and video data, described computing machine and client are connected to interface 106 by bus 104.Computing machine 100 in the preferred embodiment is one can be handled video and voice data and can discern form with one and show described data computing device to a user.These devices comprise desktop, on knee and palmtop computer.As the related client 102 of this paper are a video consumer or video production persons, and comprise as digital camera with such as this class device of the video storage device of linear and random access device.Comprise as the related bus 104 of this paper and physical connection between computing machine 100 and the interface 106 also to comprise the serial protocol that device met that communicates by by bus 104.In a preferred embodiment, bus 104 is utilized IEEE 1394 serial bus protocols that are called as live wire (Firewire).Interface 106 is accepted analog-and digital-input from client 102, and described input is converted to the spendable sweep trace of carrying out of audio/video player on computing machine 100.In an alternate embodiment, interface 106 is accepted the compressed signal of a digital compression/not and is transmitted the subclass of described whole signal or described signal from client 102.In one embodiment, interface 106 will be imported branch framing 108, pass to computing machine 100 by bus 104.
The form of explanation frame 108 among Fig. 2.Frame 108 comprises a frame header 110, video blocks 112, audio block 114, and optionally comprises an audio header 116.With respect to the voice data in the sampling of the video data in the video blocks 112 audio block 114.The audio samples counting of every frame changes according to defined number in the ANSI/SMPTE272M specification, and this specification is incorporated herein by reference in full.Audio samples counting beat is upward to divide necessary at NTSC frame frequency (29.97fps) an integer sample of per second.Similarly, the variable sizeization of frame 108 is so that be fit to various video formats, such as PAL or NTSC and 8 or 10 digital video data, and such as audio format of 16 and 24 of 48Khz and 96Khz or the like.Similarly, the frame sign of packed data can change so that be fit to compressed format.In one embodiment, video blocks 112 and audio block or compression blocks have a pre-sizing so that make analysis frame 108 simple also feasible application programs such as the direct memory access (DMA) program need processing expenditure seldom.In a part of video blocks 112 or audio block 114 is not to be full of fully under the data conditions, the remainder of usable zero filling block 112,114.In one embodiment, the data that contained in video blocks 112 and the audio block 114 are not compressed, and have further reduced the processing expenditure on the interface 106, and have reduced the needed processing expenditure of gunzip of operation on computing machine 100.
In case the input that is received from client 102 is changed and is converted into sweep trace and it is organized the incoming frame 108, interface 106 just send a frame with each vertical blanking interval in case provide with computing machine 100 synchronously.Computing machine 100 can draw described vertical blanking interval from the frequency of the frame that received and make himself and the Voice ﹠ Video data sync of importing frame 108 into that is received from interface 106.Kept the processing resource by this way, this is owing to need not carry out synchronously it when receiving each frame, therefore provides the Voice ﹠ Video of the better quality performance on the computing machine 100 to show.
Fig. 3 A and 3B illustrate the form of first packet and packet subsequently respectively.
The tissue of the video data in Fig. 4 A and the 4B explanation packet.The tissue of the voice data in Fig. 5 A and the 5B explanation packet.
Fig. 6 illustrates the content of frame header 110.Comprising each sample of indication have how many positions form mark 130, smpte time code 132, increase progressively frame counter 134, audio frequency cycle count 136, audio samples counting 138, channel counts 140, block size byte count 142, audio format mark 144 and video format mark 146.Audio samples counting 138 indication numbers of samples, it is consistent with a beat.Value in the audio frequency cycle count 136 is indicated the position in the described beat.The beat of frame forms a field cycling profile.
In an alternate embodiment, some content of frame header 110 can be moved or copies in the optional audio header 116.Show an alternate figures of frame header 110 among Fig. 7, it shows byte count, data length and a framing bit.
As illustrated in fig. 8, frame 108 is formed by a plurality of bags 150 structures of pre-sizing.Be associated with each bag be one 1394 grade the time packet head.Data transmission according to the present invention utilizes a synchronization bit to find the beginning of a frame.In the frame 108 first bag is marked with described synchronization bit.This allows computing machine 100 to discern described data stream when receiving data stream, thereby by allowing computing machine 100 to make the frame stream that is received from interface 106 reduce processing expenditure synchronously and further.
In an alternate embodiment of the present invention, illustrated in 9E as Fig. 9 A, can utilize the frame that meets serial digital interface (SDI) standard.In these embodiments, bus 104 meets IEEE 1394B serial bus protocol so that adapt to the data rate restriction that described SDI standard is stated.As described above, interface 106 forms frame by the SDTI frame of the Voice ﹠ Video data of establishment sweep trace, execution deinterleave, branch packetize and establishment fixed size by the input that is received.Depend on processing resource available on computing machine 100, interface 106, client 102 or other device, can make various modifications the SDTI frame.As described above, make the vertical blanking interval of the transmission of the SDTI frame that is sent by bus 104 and institute's acknowledge(ment) signal synchronous.
As shown in Fig. 9 A, SDTI frame 160 has two ingredients usually: vertical blanking part 162 and horizontal flyback sweep 164.Perhaps, in another embodiment (Fig. 9 B), for further synchronously and the purpose of fault detect (such as data of recovering to be lost in the transmission or generation bus reset), SDTI frame header 166 is added in the SDTI frame 160, described frame header 166 is one to have the header of a synchronization bit and a frame count.In this embodiment, comprise a frame count synchronization bit in the SDTI frame header 166, and SDTI frame header 166 is synchronous with vertical blanking part 162.For instance, can not read packed data or require at interface 106 and SDTI frame 160 can be transferred to computing machine 100 in the application of excessive upgrading of interface 106, wherein carry out processing in a non real-time mode SDTI stream by software.Perhaps, as shown in Fig. 9 C, can construct does not have the SDTI of horizontal flyback sweep 164 frame 160 so that further reduce processing expenditure.As shown in Fig. 9 D, also can utilize in one embodiment to be configured to not have horizontal flyback sweep but to have the SDTI frame of header 166.In yet another embodiment, as shown in Fig. 9 E, can between a plurality of passages, cut apart described SDTI frame, and described frame also comprises SDTI frame header 166.In this embodiment, transmitter is slit into two halves with described SDTI flow point, and a half line is by passage A transmission, and second half transmits by channel B.An additional header of each partial frame can be used for helping to reconfigure frame data.
In the another aspect of the present invention, external definition can be utilized so that the data transmission between computing machine 100, interface 106 and the client 102 is synchronous.In one embodiment, client 102 comprises a high-quality reference clock 180 (Fig. 1), and it can be used for the clock 182 on the sync cap 106 and prevents the overflowing of impact damper 184 on the interface 106.In this embodiment, draw the value of the reference clock 180 on the client 102 at interface 106 by the frequency that transmits data to interface 106 from computing machine 102.For carrying out flow control, between the frame transmission, skip circulation.The circulation of skipping increases the time quantum between the frame transmission so that make the data rate of frame transmission slack-off.Note Figure 10, at reference number 200 places, computing machine polling interface 106 is come the size of read buffers 184.Although for the purpose of demonstration, described impact damper is called term such as " bigger " and " less ", should be appreciated that the degree of filling of bigger and less this impact damper of finger under the situation of fixed size buffers.At reference number 202 places, computing machine 100 sends a plurality of frames to interface 106 then.At reference number 204 places, computing machine 100 polling interface 106 is once more judged the size of impact damper 184.If impact damper 184 had had growth (judging reference number 206 places) in size since last time since the poll big or small to it, control proceeds to reference number 208 places so, the wherein delay that increases between the frame that sends to interface 106 of computing machine 100.In one embodiment, the delay between institute's transmit frame is 125 milliseconds.In another embodiment, by some framing control are postponed to obtain fractional delay.For instance, be 2.5 to take advantage of 1.25 microseconds if require delay between the frame, scatter the alternate frame delay of (intersperse) 2 and 3 circulations (125 microsecond) so.Reference number 202 places are returned in control then, wherein frame are sent to interface 106, and extra delay is arranged between the frame.Yet, return and judge reference number 206 places, if impact damper 184 did not increase since the poll big or small to it in size since last time, control is converted to and judges reference number 210 places so.Judging reference number 210 places, if impact damper 206 reduces in size, control is converted to reference number 212 places so, wherein reduces to send to delay between the frame of interface 106 from computing machine 100.In one embodiment, this amount that reduces also is 125Ms.Control is converted to reference number 202 places then, wherein frame is sent to interface 106 from computing machine 100, and the delay that reduces is arranged between the frame.Return and judge reference number 210 places,, do not need to adjust the delay between the frame so, and control is converted to reference number 202 places if the size of impact damper 184 did not also reduce since the poll to the size of impact damper 184 since last time.
Interface 106 comprises a serial unit 300, and it is used to make it possible to communicate by bus 104.Serial unit 300 comprises a unit catalogue 302 as shown in table 1.
Title Key word Value
Unit_Spec_ID 0x12 0x000a27
Unit_SW_Version 0x13 0x000022
Unit_Register_Location 0x54 The Csr_offset of register
Unit_Signals_Supported 0x55 The RS232 signal of being supported
Table 1
The Unit_Spec_ID value is specified the mechanism of the architecture definition of being responsible for serial unit 300.The Unit_SW_Version value is in conjunction with the common software interface of specifying described unit of Unit_Spec_ID value.The side-play amount of the home address space of the target devices of the described serial unit register of Unit_Register_Location value appointment.The Unit_Signals_Supported value is specified and is supported which RS-232 signal (as shown in table 2).If from described serial unit catalogue 302, omit this, do not support these signals so.
The hurdle The position Describe
Be ready for sending (RTS) 0 If support RTS/RFR with regard to set
Zero clearing sends (CTS) 1 If support CTS with regard to set
DSR (DSR) 2 If support DSR with regard to set
Data transmission ready (DTR) 3 If support DTR with regard to set
Jingle bell indication (RI) 4 If support RI with regard to set
Carrier wave (CAR) 5 If support CAR/DCD with regard to set
Keep [31..6] Keep
Table 2
Also comprise serial location register mapping 304 in the serial unit 300, it relates to the register that contains in the serial unit 300.The tissue of showing serial unit register mappings 304 in the table 3.
The sexadecimal skew Title Access Size (quad) Value
0x0 Login W 2 The address of the serial register of initiator
0x8 Nullify W 1 Any value
0xc Reconnect W 1 The node ID of initiator
0x10 TxFIFO is big R 1 The byte-sized of Tx FIFO
0x14 RxFIFO is big R 1 The byte-sized of Rx FIFO
0x18 State R 1 CTS/DSR/RI/CAR
0x1c Control W 1 DTR/RTS
0x20 Refresh W 1 Any value
0x24 Refresh W 1 Any value
0x28 Send and interrupt W 1 Any value
0x2c Baud is set W 1 Baud rate 300-〉230400
0x30 Character is set W 1 7 or 8 characters
0x34 Setting stops W 1 1,1.5 or 2
0x38 Odd even is set W 1 Nothing, strange or even parity check
0x3c Flow control is set W 1 Nothing, RTS/CTS or Xon/Xoff (continuing/stop)
0x40 Keep - 4 Keep
0x50 Send data W TxF I FO size Byte waiting for transmission
Table 3
Serial unit register mappings 304 relates to a login register.One device of attempting to communicate with serial unit 300 is called as an initiator in this article.For instance, initiator can be computing machine 100 or other node of being connected on the network and communicating with interface 106 by a high-speed serial bus.Described initiator is write described login register so that sign in in the serial unit 300 with 64 bit address of the plot of its serial register mapping.If another initiator is logined, serial unit 300 is returned a conflict response message of makeing mistakes so.High 32 of described address are written to entry address, and low 32 are written to place, login+4.Described serial unit register mappings also relates to one and nullifies register.Initiator is write this register so that nullify with any value from this serial unit.After each bus reset, initiator must be written to its (may change) node ID and reconnect register.If fail to do like this within one second at initiator behind the bus reset, it will be nullified automatically so.16 node ID are written to 16 of the bottoms of this register, 16 on top should be written as zero.Read the TxFIFO sized registers and return the byte-sized of the transmission FIFO of serial unit.Read the RxFIFO sized registers and return the byte-sized of the reception FIFO of serial unit 300.Read status register returns the state (if support) of current C TS/DSR/RI/CAR.Ground as shown in table 4 structural state register.
The hurdle The position Describe
CTS 0 If CTS is high, just is 1, otherwise is
DSR 1 If DSR is high, just is 1, otherwise is 0
RI 2 If R I is high, just is 1, otherwise is 0
CAR 3 If CAR is high, just is 1, otherwise is 0
Keep [31..4] Always be 0
Table 4
The state that the writing of control register is provided with DTR and RTS (if support).The tissue of showing described control register in the table 5.
The hurdle The position Describe
RTS 0 If be 1, just RTS be made as height, otherwise RTS be made as low
DTR
1 If be 1, just DTR be made as height, otherwise DTR be made as low
Keep [31..2] Always be 0
Table 5
With any value write refresh the TxFIFO register make serial unit 300 refresh its transmission FIFO, abandon current any byte wherein.Any value write refresh the RxFIFO register and make serial unit refresh it to receive FIFO, abandon current any byte wherein.Any value is write the transmission interrupt register makes serial unit 300 after the current content of transmission TxFIFO an interruption status is set on its serial port.The baud rate that writing of baud rate register is provided with the serial port of serial unit 300 is set.As shown in table 6ly organize the described baud rate register that is provided with.
The value of writing Baud rate
0 300
1 600
2 1200
3 2400
4 4800
5 9600
6 19200
7 38400
8 57600
9 115200
10 230400
Table 6
The position size that the character boundary register is provided with send and the character that is received is set.Show the described tissue that the character boundary register is set in the table 7.Is 8 as highest significant position with 7 character fill by adding a filler.
The value of writing The character bit size
0 7
1 8
Table 7
Setting stops the number that sized registers indicates position of rest.Organize described setting to stop sized registers as shown in table 8ly.
The value of writing Position of rest
0 1
The value of writing Position of rest
1 1.5 position
2 2
Table 8
The parity checking that the parity checking register is provided with serial port is set.Show the described tissue that the parity checking register is set in the table 9.
The value of writing Parity checking
0 The no parity position
1 Even parity check
2 Odd
Table 9
The flow control register is set the employed flow control type of serial port is set.Show the described tissue that the flow register is set in the table 10.
The value of writing Flow control
0 Do not have
1 CTS/RTS
2 XOn/XOff
Table 10
Write and use this transmitting data register when asking transmitting data register that character is write transmission FIFO when initiator sends piece.Piece writes and must be not more than by the specified transmission FIFO size of TxFIFO sized registers.Do not write if there are enough spaces to be used for whole among the TxFIFO, return make mistakes response message and do not have character to be copied among this FIFO of a conflict so.
Comprise also in the series unit 300 that one has the initiator register mappings of a plurality of registers, organize this mapping as shown in table 11ly.
The sexadecimal side-play amount Title Access Size (quad) Value
0x0 Interrupt W 1 Any value
The sexadecimal side-play amount Title Access Size (quad) Value
0x4 Framing is made mistakes W 1 The character that is received
0x8 Parity checking makes mistakes W 1 The character that is received
0xc RxFIFO overflows W 1 Any value
0x10 State variation W 1 CTS/DSR/RI/CAR
0x14 Keep - 3 Keep
0x20 The data that received W The RxFIFO size The byte that is received
Table 11
When serial unit 300 detected an interruption status on its serial port, it was written to this register with an arbitrary value.When serial unit 300 detected a framing and makes mistakes on its serial port, it was written to the framing register with the character that is received.When serial unit 300 detected a parity checking and makes mistakes on its serial port, it was written to the parity checking register of makeing mistakes with the character that is received.When the reception FIFO of serial unit 300 overflowed, serial unit 300 was written to the RxFIFO overflow register with an arbitrary value.When serial unit 300 detected the variation of arbitrary state of CTS/DSR/RI/CAR, its state that is written to the new serial port signal state of indication changed register.The tissue of showing described status register in the table 12.
The hurdle The position Describe
CTS 0 If CTS is the higher position is 1, otherwise be 0
DSR 1 If DSR is the higher position is 1, otherwise be 0
RI 2 If RI is the higher position is 1, otherwise be 0
CAR 3 If CAR is the higher position is 1, otherwise be 0
Keep [31..4] Always be 0
Table 12
When serial unit 300 when its serial port receives character, it writes affairs with piece the character that is received is written to the received data register.It never writes the byte of Duoing than by the specified reception FIFO size of RxFIFO sized registers.If initiator can not receive all characters that sent, it responds and does not receive the character that is sent with the conflict response message of makeing mistakes so.
Figure 11 illustrates the register memory mapping of interface device according to an embodiment of the invention.Figure 12 illustrates the tissue of the A/V global register that interface of the present invention contains.Figure 13 illustrates the tissue of the global state register that interface device of the present invention contains.Control register when Figure 14 illustrates waiting of containing in the interface device of the present invention.Figure 15 illustrates the tissue of the flow control register that contains in the interface device of the present invention.The tissue of channel register when Figure 16 illustrates waiting of containing in the interface device of the present invention.
In another embodiment of the present invention, draw a synthetic vertical blanking signal by the vertical blanking register on the polling interface 106.This vertical blanking signal invocation code is to the program of operation on computing machine 100.In one embodiment, also the program to operation on computing machine 100 provides clocking information, itself and yard sign indicating number that combines or replace being called that is called.In one embodiment of the invention, interface 106 contains a register, and it has the counter of current process in the indication frame, thus deducibility or draw next vertical flyback in addition.By drawing the border of frame transmission, can locate with the access frame in and other data synchronous with the generation of a vertical blanking interval, such as for sampling operation.In addition, one embodiment of the present of invention draw and are used to locate consistent with vertical blanking interval but do not comprise frame boundaries about the data of the information of described vertical blanking.In one embodiment, the present invention is used for obtaining after a video blanking interval takes place active data in one period, such as the timing code that can read and can be used for being contained in the frame in the various processing application.In one embodiment, computing machine 100 scheduling one are interrupted therefore sending out a frame so that send in this deduction time then.

Claims (38)

1. method that is used for a plurality of frames of sequential delivery between a videoconference client and a computing machine, described videoconference client and computing machine communicate each other by a HSSI High-Speed Serial Interface that is connected between described videoconference client and the computing machine, and described method comprises:
Specify some frames in described a plurality of frame as Frame;
Specify some frames in described a plurality of frame as control frame;
For each Frame, provide:
One frame header;
Video data, described video data are followed described frame header; With
Voice data, described voice data is followed described video data;
Transmit one or more Frame to described computing machine;
Detect the existence of a vertical blanking interval; With
Transmit a control frame in described vertical blanking interval place to described computing machine.
2. method according to claim 1, it further comprises for each Frame provides an audio header, and described audio header is present between described video data and the described voice data.
3. method according to claim 1, wherein said frame header comprises a frame count synchronization bit.
4. method according to claim 3, it further comprises for each Frame provides a vertical blanking part.
5. method according to claim 4, wherein said frame count synchronization bit are synchronous with described vertical blanking part.
6. method according to claim 1, it further comprises for each Frame provides an audio header with an audio frequency cycle count.
7. method according to claim 1 is wherein with respect to the described video data described voice data of taking a sample.
8. method according to claim 1, the every frame of wherein said voice data comprise audio samples counting.
9. method according to claim 8, the byte number of wherein said each sample of audio samples counting indication.
10. method according to claim 8, wherein said audio samples counting changes according to an ANSI/SMPTE272M standard.
11. method according to claim 1, wherein said frame header comprises the form mark, the figure place of each sample of described form mark instruction video data.
12. method according to claim 1, wherein said frame header comprises a SMPTE time code.
13. method according to claim 1, wherein said frame header comprises one and increases progressively frame counter.
14. method according to claim 1, wherein said frame header comprises an audio frequency cycle count, and its indication is by the position in the specified audio frequency beat of ANSI/SMPTE 272M standard.
15. method according to claim 1, wherein said frame header comprise voice-grade channel counting.
16. method according to claim 1, wherein said frame header comprises a block size byte count.
17. method according to claim 16, wherein said block size byte count indicate to contain how many audio frequency bytes in the described voice data.
18. method according to claim 1, wherein said frame header comprises the audio format mark.
19. method according to claim 1, wherein said frame header comprises the video format mark.
20. device that is used for a plurality of frames of sequential delivery between a videoconference client and a computing machine, described videoconference client and computing machine communicate each other by a HSSI High-Speed Serial Interface that is connected between described videoconference client and the computing machine, and this system comprises:
Be configured to specify some frames in described a plurality of frame as the circuit of Frame;
Be configured to specify some frames in described a plurality of frame as the circuit of control frame;
Be configured to provide the circuit of a frame header for each Frame;
Be configured to provide for each Frame the circuit of video data, described video data is followed described frame header;
Be configured to provide for each Frame the circuit of voice data, described voice data is followed described video data;
Be configured to transmit the circuit of one or more Frame to described computing machine;
Be configured to detect the circuit of the existence of a vertical blanking interval; With
Be configured to transmit the circuit of a control frame to described computing machine in described vertical blanking interval place.
21. device according to claim 20, it further comprises the circuit that is configured to provide for each Frame an audio header, and described audio header is present between described video data and the described voice data.
22. device according to claim 20, wherein said frame header comprises a frame count synchronization bit.
23. device according to claim 22, it further comprises the circuit that is configured to provide for each Frame vertical blanking part.
24. device according to claim 23, wherein said frame count synchronization bit are synchronous with described vertical blanking part.
25. device according to claim 20, it further comprises and is configured to provide a circuit with audio header of an audio frequency cycle count for each Frame.
26. device according to claim 20 is wherein with respect to the described video data described voice data of taking a sample.
27. device according to claim 20, the every frame of wherein said voice data comprise audio samples counting.
28. device according to claim 27, the byte number of wherein said each sample of audio samples counting indication.
29. device according to claim 27, wherein said audio samples counting changes according to an ANSI/SMPTE 272M standard.
30. device according to claim 20, wherein said frame header comprises the form mark, the figure place of each sample of described form mark instruction video data.
31. device according to claim 20, wherein said frame header comprises a SMPTE time code.
32. device according to claim 20, wherein said frame header comprises one and increases progressively frame counter.
33. device according to claim 20, wherein said frame header comprises an audio frequency cycle count, and its indication is by the position in the specified audio frequency beat of ANSI/SMPTE 272M standard.
34. device according to claim 20, wherein said frame header comprise voice-grade channel counting.
35. device according to claim 20, wherein said frame header comprises a block size byte count.
36. device according to claim 35, wherein said block size byte count indicate to contain how many audio frequency bytes in the described voice data.
37. device according to claim 20, wherein said frame header comprises the audio format mark.
38. device according to claim 20, wherein said frame header comprises the video format mark.
CN200480016105.0A 2003-06-13 2004-06-10 Device and method for transmitting synchronous audio frequency and video frequency data Active CN1802623B (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US47833603P 2003-06-13 2003-06-13
US60/478,336 2003-06-13
US10/746,281 US20040255338A1 (en) 2003-06-13 2003-12-23 Interface for sending synchronized audio and video data
US10/746,281 2003-12-23
PCT/US2004/018648 WO2005001633A2 (en) 2003-06-13 2004-06-10 Interface for sending synchronized audio and video data

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN201010140512XA Division CN101790088B (en) 2003-06-13 2004-06-10 Device and method for sending synchronized audio and video data

Publications (2)

Publication Number Publication Date
CN1802623A CN1802623A (en) 2006-07-12
CN1802623B true CN1802623B (en) 2010-05-26

Family

ID=36811836

Family Applications (3)

Application Number Title Priority Date Filing Date
CNB2004800161046A Active CN100379285C (en) 2003-06-13 2004-06-10 Synthesis of vertical blanking signal
CN200480016105.0A Active CN1802623B (en) 2003-06-13 2004-06-10 Device and method for transmitting synchronous audio frequency and video frequency data
CN200480016107.XA Active CN1802639B (en) 2003-06-13 2004-06-10 Synchronized transmission of audio and video data from a computer to a client via an interface

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CNB2004800161046A Active CN100379285C (en) 2003-06-13 2004-06-10 Synthesis of vertical blanking signal

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN200480016107.XA Active CN1802639B (en) 2003-06-13 2004-06-10 Synchronized transmission of audio and video data from a computer to a client via an interface

Country Status (1)

Country Link
CN (3) CN100379285C (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100531398C (en) * 2006-08-23 2009-08-19 中兴通讯股份有限公司 Method for realizing multiple audio tracks in mobile multimedia broadcast system
CN100488133C (en) * 2007-05-11 2009-05-13 中兴通讯股份有限公司 Method for detecting multimedia terminal audio frequency service quality performance
WO2014056436A1 (en) * 2012-10-10 2014-04-17 Zte Corporation Encapsulation of video scanning format information for media transport and storage
CN104104685B (en) * 2014-07-23 2018-01-02 天脉聚源(北京)教育科技有限公司 A kind of picture retransmission method and device
CN111083547B (en) * 2019-12-16 2022-07-29 珠海亿智电子科技有限公司 Method, apparatus, and medium for balancing video frame rate error based on trigger mode

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0690630A2 (en) * 1994-06-27 1996-01-03 Sony Corporation Digital serial data interface suitable for video and audio data
US6278838B1 (en) * 1998-06-26 2001-08-21 Lsi Logic Corporation Peak-ahead FIFO for DVD system stream parsing
CN1082314C (en) * 1996-09-02 2002-04-03 三星电子株式会社 Digital interface apparatus having transmission function of non-compressed digital data
US6418150B1 (en) * 1998-02-20 2002-07-09 Apple Computer, Inc. Method and apparatus for calibrating an IEEE-1394 cycle master
US6429902B1 (en) 1999-12-07 2002-08-06 Lsi Logic Corporation Method and apparatus for audio and video end-to-end synchronization
US6473561B1 (en) 1997-03-31 2002-10-29 Samsung Electronics Co., Ltd. DVD disc, device and method for reproducing the same

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5430486A (en) * 1993-08-17 1995-07-04 Rgb Technology High resolution video image transmission and storage
CN2221798Y (en) * 1994-07-09 1996-03-06 深圳安科高技术有限公司 Numeric picture transmission and conversion arrangement
KR0154387B1 (en) * 1995-04-01 1998-11-16 김주용 Digital audio encoder applying multivoice system
JPH09322118A (en) * 1996-05-28 1997-12-12 Nippon Hoso Kyokai <Nhk> Interface circuit for digital video/audio signal
US6118486A (en) * 1997-09-26 2000-09-12 Sarnoff Corporation Synchronized multiple format video processing method and apparatus
GB2332345B (en) * 1997-12-09 2002-12-11 Sony Uk Ltd A digital video receiver a conditional access module and a method of transmitting data therebetween
US20020101885A1 (en) * 1999-03-15 2002-08-01 Vladimir Pogrebinsky Jitter buffer and methods for control of same
JP2003535532A (en) * 2000-05-31 2003-11-25 プレディウェイブ・コーポレイション General-purpose STB architecture and control method
CN1277208C (en) * 2002-09-30 2006-09-27 深圳市朗科科技有限公司 Semiconductor storage method and device suitable for use on bandset and computer system

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0690630A2 (en) * 1994-06-27 1996-01-03 Sony Corporation Digital serial data interface suitable for video and audio data
CN1082314C (en) * 1996-09-02 2002-04-03 三星电子株式会社 Digital interface apparatus having transmission function of non-compressed digital data
US6473561B1 (en) 1997-03-31 2002-10-29 Samsung Electronics Co., Ltd. DVD disc, device and method for reproducing the same
US6418150B1 (en) * 1998-02-20 2002-07-09 Apple Computer, Inc. Method and apparatus for calibrating an IEEE-1394 cycle master
US6278838B1 (en) * 1998-06-26 2001-08-21 Lsi Logic Corporation Peak-ahead FIFO for DVD system stream parsing
US6429902B1 (en) 1999-12-07 2002-08-06 Lsi Logic Corporation Method and apparatus for audio and video end-to-end synchronization

Also Published As

Publication number Publication date
CN1802623A (en) 2006-07-12
CN1802639B (en) 2013-09-18
CN1802639A (en) 2006-07-12
CN100379285C (en) 2008-04-02
CN1802854A (en) 2006-07-12

Similar Documents

Publication Publication Date Title
US7970926B2 (en) Synchronized transmission of audio and video data from a computer to a client via an interface
US20160337674A1 (en) Interface for sending synchronized audio and video data
US8885102B1 (en) Video transmission device, video display device, and video transmission method
WO2014142626A1 (en) Data transmitting apparatus, data receiving apparatus, data transceiving system, method for transmitting data, and method for receiving data
US7668099B2 (en) Synthesis of vertical blanking signal
CN100576923C (en) A kind of audio/video data transmission method based on the USB2.0 interface
CN1802623B (en) Device and method for transmitting synchronous audio frequency and video frequency data
CN101593506A (en) Display device and communication system and data transmission method thereof
US6466939B1 (en) System and method for communicating video data in a digital media device
CN203313333U (en) Digital television receiver compatible with multiple data connection interfaces
JP6514648B2 (en) Data transmission device, data reception device, and data transmission / reception system
CN101202868B (en) Image and sound data synchronization method for multimedia interface and related device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1091006

Country of ref document: HK

ASS Succession or assignment of patent right

Owner name: APPLE

Free format text: FORMER OWNER: APPLE COMPUTER, INC.

Effective date: 20080620

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20080620

Address after: American California

Applicant after: Apple Computer, Inc.

Address before: American California

Applicant before: Apple Computer, Inc.

C14 Grant of patent or utility model
GR01 Patent grant
REG Reference to a national code

Ref country code: HK

Ref legal event code: GR

Ref document number: 1091006

Country of ref document: HK