CN105047044A - Computer principle practical teaching method - Google Patents

Computer principle practical teaching method Download PDF

Info

Publication number
CN105047044A
CN105047044A CN201510584523.XA CN201510584523A CN105047044A CN 105047044 A CN105047044 A CN 105047044A CN 201510584523 A CN201510584523 A CN 201510584523A CN 105047044 A CN105047044 A CN 105047044A
Authority
CN
China
Prior art keywords
instruction
psw
teaching method
data
computer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510584523.XA
Other languages
Chinese (zh)
Other versions
CN105047044B (en
Inventor
于复兴
索依娜
常永平
刘亚志
吴亚峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
North China University of Science and Technology
Original Assignee
North China University of Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by North China University of Science and Technology filed Critical North China University of Science and Technology
Priority to CN201510584523.XA priority Critical patent/CN105047044B/en
Publication of CN105047044A publication Critical patent/CN105047044A/en
Application granted granted Critical
Publication of CN105047044B publication Critical patent/CN105047044B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The invention relates to a computer principle practical teaching method. With the computer principle practical teaching method adopted, a practical teaching method can be provided for the curriculum of principles of computer engineering which has a high theoretical property. According to the computer principle practical teaching method, a teaching mode is changed; and students are made to design a set of simplest computer system model. The method comprises the following steps that: a whole instruction system is designed; a model machine is designed; and a program is operated, so that verification can be demonstrated. With the computer principle practical teaching method adopted, the students can form a CPU-level and hardware system-level complete unit concept, the students' ability to analyze, develop and design a computer system can be cultivated, and theoretical teaching can be applied to practice, and the students' learning interests can be stimulated, and the students can be motivated, and learning efficiency can be improved.

Description

Computer Organization Principles practice teaching method
Technical field
The present invention relates to a kind of Computer Organization Principles practice teaching method, belong to Computer Organization Principles practice teaching method field.
Background technology
Computer Organization Principles are computer major core curriculum, to prepare for the postgraduate qualifying examination general examination for students from various schools course, the task of course is the method making the principle of work of students computing machine building block, logic realization, method for designing and each parts are connected into complete machine, emphasize the complete machine concept setting up CPU level and hardware system level, training student is to the analysis of computer system, exploitation and design ability.This course content is many, abstract, difficulty large, lectures poor effect merely.
So, seek a kind of practice teaching method, make student both interested, can course content be learned again most important.
Summary of the invention
The course that the present invention seeks to as theoretical property is strong seeks a kind of practice teaching method, and change traditional, uninteresting teacher lectures teaching pattern, excites students ' interest of study, fully dispatches student, improves learning efficiency.
The object of the invention is to be achieved through the following technical solutions.
Computer Organization Principles practice teaching method, is characterized in that: described Computer Organization Principles practice teaching method comprises the following steps:
1) student oneself simplicity of design order set;
2) student oneself simplicity of design prototype;
3) input instruction, data, idsplay order performs dynamic process;
4) visual output assay correctness.
Described Computer Organization Principles practice teaching method, is characterized in that: described simple instruction system at least comprises add instruction, subtraction instruction, multiplying order, unconditional jump instruction, jump instruction of having ready conditions, data transfer instruction, storage instruction, dummy instruction; Addressing mode at least comprises: immediate addressing, directly address, indirect addressing, register addressing.
Described Computer Organization Principles practice teaching method, it is characterized in that: described naive model machine at least comprises 8 general-purpose registers R0, R1, R2, R3, R4, R5, R6, R7, working storage A, B, arithmetical unit ALU, program counter PC, order register IR, program status register PSW, core address register MAR, main memory data register MDR, storer, controller; In prototype, instruction and data separately stores, and the address bus of command memory and data-bus width are 16, and the address-bus width of data-carrier store is 16, and data-bus width is 8, and read-write operation needs one-period.
Described Computer Organization Principles practice teaching method, it is characterized in that: described controller adopts six grades of instruction flow lines to be respectively: fetching, analyze, get source operand, get destination operand, perform, write back, single job needs one-period, multiplication performs 2 cycles of needs, and other instruction performs needs one-period.
Described program status register PSW is that 8 bit registers comprise: P(PSW.0): parity check bit, for representing the parity checking of arithmetical unit result; F(PSW.1): user label position, as a Status Flag of user's self-defining; H(PSW.2): half-carry flag: namely whether low 4 if had, be 1 to high 4 carries or borrow, otherwise, be 0; S(PSW.3): symbol position: one's own department or unit is the XOR value of a N and position V; V(PSW.4): signed number Overflow flag; C(PSW.5): unsigned number Overflow flag; N(PSW.6): negative zone bit: if operation result is negative, be then 1; Otherwise, be 0; Z(PSW.7): 0 zone bit: if operation result is 0, be then 1; Otherwise, be 0.
The main beneficial effect of the present invention: change teaching pattern, allows student oneself design a computer system model the simplest, theory is applied to practice, improve results of learning, deepen the understanding to computing machine whole system.
Accompanying drawing explanation
Fig. 1 is present system process flow diagram.
Fig. 2 is prototype schematic diagram of the present invention.
Embodiment
Be described further below in conjunction with drawings and Examples.
Basic thought of the present invention oneself designs a set of simple computers system, by the workflow of software simulation computing machine, changes traditional theory teaching pattern, improves teaching efficiency.
Embodiment 1: Computer Organization Principles practice teaching method comprises the following steps.
1) student oneself simplicity of design order set: order set at least comprises add instruction, subtraction instruction, multiplying order, unconditional jump instruction, jump instruction of having ready conditions, data transfer instruction, storage instruction, dummy instruction; Addressing mode at least comprises: immediate addressing, directly address, indirect addressing; Instruction length fixed length 16, order format is as follows:
Operational code 4 Addressing mode 2 Conditional transfer 2 Source address 4 Destination address 4
And accord with for machine code arranges assembler mnemonic.Such as: ADDR1, R2 represents the additive operation of register addressing, the content of register R1 and the content addition result of register R2 deposit back R1, the corresponding machine code 0000000000010010 of this instruction, and result parameter puts program status register PSW simultaneously, this instruction will affect PSW zone bit Z, C, N, V, H, S.Machine code is that oneself design content is without constructed answers.
2) student oneself simplicity of design prototype: prototype at least comprises 8 general-purpose registers R0, R1, R2, R3, R4, R5, R6, R7 as shown in Figure 2, working storage A, B, arithmetical unit ALU, program counter PC, order register IR, program status register PSW, core address register MAR, main memory data register MDR, storer, controller; In prototype, instruction and data separately stores, and the address bus of command memory and data-bus width are 16, and the address-bus width of data-carrier store is 16, and data-bus width is 8, and read-write operation needs one-period.
3) according to the assembler mnemonic symbol input instruction of design, data, system is automatically converted to corresponding machine code, to machine code analysis, execution, idsplay order performs dynamic process, comprises the step of instruction pipelining, described prototype adopts six grades of instruction flow lines to be respectively: fetching, analyze, get source operand, get destination operand, perform, write back, single job needs one-period, and multiplication performs 2 cycles of needs, and other instruction performs needs one-period.Fetching: from storer, order register IR is got in instruction according to program counter PC address; Analyze: the opcode field of IR data, addressing-mode field decoding are judged it is what instruction; Get source operand: get source operand according to addressing mode; Get destination operand: get destination operand according to addressing mode; Perform: according to command request executable operations; Write back: operation result is write back to destination address.
4) assay correctness: comprise Output rusults and program pipeline step, whole output procedure visualization interface describes especially when describing instruction flow line step.
The design to be developed software analog computer workflow by student oneself, and deepen the understanding to computer operation flow process, the teacher broken traditions lectures pattern, improves the ability of practice of student.This is not a simple small routine, and it contains the core content of courses of whole Computer Organization Principles.The such software of student oneself participation exploitation contributes to the study to this course very much.
It is to be understood that: although above-described embodiment has done detailed description to the present invention; but these describe; simple declaration just to mentality of designing of the present invention; not the present invention is imposed any restrictions; every above embodiment is done according to the technology of the present invention essence any simple modification, change and equivalent structure transformation, all still belong in the protection domain of technical solution of the present invention.

Claims (5)

1. Computer Organization Principles practice teaching method, is characterized in that: described Computer Organization Principles practice teaching method comprises the following steps:
1) student oneself simplicity of design order set;
2) student oneself simplicity of design prototype;
3) input instruction, data, idsplay order performs dynamic process;
4) visual output assay correctness.
2. Computer Organization Principles practice teaching method as claimed in claim 1, it is characterized in that: described simple instruction system at least comprises add instruction, subtraction instruction, multiplying order, unconditional jump instruction, jump instruction of having ready conditions, data transfer instruction, storage instruction, dummy instruction; Addressing mode at least comprises: immediate addressing, directly address, indirect addressing, register addressing.
3. Computer Organization Principles practice teaching method as claimed in claim 1, it is characterized in that: described naive model machine at least comprises 8 general-purpose registers R0, R1, R2, R3, R4, R5, R6, R7, working storage A, B, arithmetical unit ALU, programmable counter PC, order register IR, program status register PSW, core address register MAR, main memory data register MDR, storer, controller; In prototype, instruction and data separately stores, and the address bus of command memory and data-bus width are 16, and the address-bus width of data-carrier store is 16, and data-bus width is 8, and read-write operation needs one-period.
4. Computer Organization Principles practice teaching method as claimed in claim 3, it is characterized in that: described controller adopts six grades of instruction flow lines to be respectively: fetching, analyze, get source operand, get destination operand, perform, write back, single job needs one-period, multiplication performs 2 cycles of needs, and other instruction performs needs one-period.
5. Computer Organization Principles practice teaching method as claimed in claim 3, is characterized in that: described program status register PSW is that 8 bit registers comprise: P(PSW.0): parity check bit, for representing the parity checking of arithmetical unit result; F(PSW.1): user label position, as a Status Flag of user's self-defining; H(PSW.2): half-carry flag: namely whether low 4 if had, be 1 to high 4 carries or borrow, otherwise, be 0; S(PSW.3): symbol position: one's own department or unit is the XOR value of a N and position V; V(PSW.4): signed number Overflow flag; C(PSW.5): unsigned number Overflow flag; N(PSW.6): negative zone bit: if operation result is negative, be then 1; Otherwise, be 0; Z(PSW.7): 0 zone bit: if operation result is 0, be then 1; Otherwise, be 0.
CN201510584523.XA 2015-09-15 2015-09-15 Computer Organization Principles practice teaching method Expired - Fee Related CN105047044B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510584523.XA CN105047044B (en) 2015-09-15 2015-09-15 Computer Organization Principles practice teaching method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510584523.XA CN105047044B (en) 2015-09-15 2015-09-15 Computer Organization Principles practice teaching method

Publications (2)

Publication Number Publication Date
CN105047044A true CN105047044A (en) 2015-11-11
CN105047044B CN105047044B (en) 2018-03-09

Family

ID=54453544

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510584523.XA Expired - Fee Related CN105047044B (en) 2015-09-15 2015-09-15 Computer Organization Principles practice teaching method

Country Status (1)

Country Link
CN (1) CN105047044B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4977529A (en) * 1973-02-23 1990-12-11 Westinghouse Electric Corp. Training simulator for a nuclear power plant
CN1312526A (en) * 2001-02-23 2001-09-12 清华同方股份有限公司 Experimental set-up showing computer composition principle
CN2658874Y (en) * 2003-07-07 2004-11-24 陈菊华 Computer composition principle experiment system
CN101261783A (en) * 2008-04-11 2008-09-10 浙江工业大学 A 'computer composition principle' simulation experimental system
CN203812434U (en) * 2014-05-09 2014-09-03 浙江师范大学 Course teaching simulator for principles of computer composition

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4977529A (en) * 1973-02-23 1990-12-11 Westinghouse Electric Corp. Training simulator for a nuclear power plant
CN1312526A (en) * 2001-02-23 2001-09-12 清华同方股份有限公司 Experimental set-up showing computer composition principle
CN2658874Y (en) * 2003-07-07 2004-11-24 陈菊华 Computer composition principle experiment system
CN101261783A (en) * 2008-04-11 2008-09-10 浙江工业大学 A 'computer composition principle' simulation experimental system
CN203812434U (en) * 2014-05-09 2014-09-03 浙江师范大学 Course teaching simulator for principles of computer composition

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
马汉达等: "计算机组成原理实验教学改革", 《计算机教育》 *

Also Published As

Publication number Publication date
CN105047044B (en) 2018-03-09

Similar Documents

Publication Publication Date Title
CN105373977A (en) Course teaching system and operation method of course teaching system
Kurniawan et al. Teaching and learning support for computer architecture and organization courses design on computer engineering and computer science for undergraduate: A review
Yazici et al. Teaching parallel computing concepts using real-life applications
Ichsan et al. Design and implementation 8 bit CPU architecture on Logisim for undergraduate learning support
Pereira et al. A basic processor for teaching digital circuits and systems design with FPGA
Siddiqui et al. Simulators as a teaching aid for computer architecture and organization
Li et al. Virtual experiments for introduction of computing: Using virtual reality technology
CN105047044A (en) Computer principle practical teaching method
Araujo et al. Mips x-ray: A mars simulator plug-in for teaching computer architecture
Ramadhani et al. Pengembangan Bahan Ajar Mata Kuliah Bahasa Inggris Dasar dengan Model Kooperatif Learning Prodi PGSD FKIP UMSU
Calazans et al. Teaching computer organization and architecture with hands-on experience
Ristov et al. Hands-on exercises to support computer architecture students using educache simulator
Tabrizi Fostering an entrepreneurial mindset in “computer architecture and organization” class through a producer-customer model
Van Campenhout et al. ESCAPE: Environment for the Simulation of Computer Architectures for the Purpose of Education
Minev et al. A Practical Computer Architecture Education with RISC-V and TL-Verilog
Jingmei Application of WINDLX Simulator in Teaching Practice to Solve the Data-Related in the Pipeline
Purawat et al. End-to-End Workflow-Driven Hydrologic Analysis for Different User Groups in HydroFrame
Capuz et al. MIPS64 simulator on a mobile environment
Pang Visualization and computer aided design techniques for teaching computer hardware design course
Gomes et al. Modeling Agents Working on ETL Processes
Wilson et al. Designing an assembly language using MIT App inventor
Gómez Luna et al. UCO. MIPSIM: Pipelined computer simulator for teaching purposes
Shan Exploration of education reform based on 32-bit assembly language programming
McLoughlin et al. A perspective on the experiential learning of computer architecture
Jovanovic et al. SIMAS: A web-based computer system simulator

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB03 Change of inventor or designer information

Inventor after: Yu Fuxing

Inventor after: Suo Yina

Inventor after: Wang Lichuan

Inventor after: Liu Yazhi

Inventor after: Wu Yafeng

Inventor before: Yu Fuxing

Inventor before: Suo Yina

Inventor before: Chang Yongping

Inventor before: Liu Yazhi

Inventor before: Wu Yafeng

CB03 Change of inventor or designer information
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180309

Termination date: 20210915

CF01 Termination of patent right due to non-payment of annual fee