CN103560122A - Frame csp package with bumping optimization technology and production process thereof - Google Patents

Frame csp package with bumping optimization technology and production process thereof Download PDF

Info

Publication number
CN103560122A
CN103560122A CN201310387861.5A CN201310387861A CN103560122A CN 103560122 A CN103560122 A CN 103560122A CN 201310387861 A CN201310387861 A CN 201310387861A CN 103560122 A CN103560122 A CN 103560122A
Authority
CN
China
Prior art keywords
chip
lead frame
silver coating
ball
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201310387861.5A
Other languages
Chinese (zh)
Inventor
郭小伟
刘建军
谢建友
李万霞
李站
崔梦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huatian Technology Xian Co Ltd
Original Assignee
Huatian Technology Xian Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huatian Technology Xian Co Ltd filed Critical Huatian Technology Xian Co Ltd
Priority to CN201310387861.5A priority Critical patent/CN103560122A/en
Publication of CN103560122A publication Critical patent/CN103560122A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched

Abstract

The invention discloses a frame csp package with bumping optimization technology and a production process thereof. The package is mainly formed by a lead frame, a silver plated layer, balls, a chip, bonding wires and a plastic body. The lead frame is connected with the chip through the silver plated layer. The bonding wires are connected to the lead frame from the chip. The silver plated layer is provided with the balls. The plastic body encloses the lead frame, the silver plated layer, the balls, the chip, and the bonding wires. The power supply and the signal channel of a circuit are formed by the balls and the lead frame. The lead frame is provided with the silver plated layer which is provided with the balls and the chip. The balls are arranged at two ends of the chip. The silver plated layer, the balls, and the chip are at one side of the lead frame. The main flows of the production process are wafer thinning, dicing, frame and silver plated layer processing, ball planting on the silver plated layer, chip installation, pressing welding, plastic packaging, the etching of the lead frame and the obtainment of a finished product. According to the frame csp package and the production process thereof, the direct welding of the chip on the frame can be realized, and the tedious steps of frame design and high production cost are saved.

Description

Framework csp packaging part and the manufacture craft thereof of ball optimisation technique planted in a kind of employing
Technical field
Patent of the present invention relates to a kind of encapsulation field based on framework csp, further says that a kind of employing plants framework csp packaging part and the manufacture craft thereof of ball optimisation technique, belongs to integrated antenna package technical field.
Background technology
CSP (Chip Scale Package) encapsulation is the meaning of wafer-level package.CSP encapsulation is the memory chip encapsulation technology of latest generation, compares with BGA encapsulation, and under equal space, CSP encapsulation can improve memory capacity three times.Not only volume is little for CSP encapsulation internal memory, simultaneously also thinner, has greatly improved the reliability of memory chip after long-play, and line impedance significantly reduces, and the chip speed of service is also greatly improved thereupon.The center pin form of CSP encapsulation memory chip has shortened the conduction distance of signal effectively, and its decay reduces thereupon, and anti-interference, the noiseproof feature of chip also can be increased dramatically, and this also makes the access time ratio of CSP have very big raising.Also there is the features such as many I/O terminal number, good electrical property and good in thermal property.
First design framework redevelopment framework is all wanted in existing csp shell frame products exploitation, and design cycle and construction cycle are all long, makes production cost height and production efficiency lower.
  
Summary of the invention
Defect for above-mentioned conventional framework, the object of this invention is to provide a kind of employing and plant framework csp packaging part and the manufacture craft thereof of ball optimisation technique, make IC chip in encapsulation process, no longer be subject to the restriction of Frame Design, can directly be connected with framework, save the step of design framework.Because chip no longer needs to make special figure, saved production cost, improve the production capacity of product.
Plant a framework csp packaging part for ball optimisation technique, mainly by lead frame, silver coating, plant ball, chip, bonding line and plastic-sealed body and form.Described lead frame is connected by silver coating with chip, bonding line is connected to lead frame from chip, on silver coating, there is the ball of planting, plastic-sealed body has surrounded lead frame, silver coating, has planted ball, chip and bonding line, chip, bonding line, plants power supply and signalling channel that ball and lead frame have formed circuit.On described lead frame, there is silver coating, on silver coating, have the ball of planting and chip, plant ball at the two ends of chip, silver coating, plant ball and chip all in a side of lead frame.
Plant ball for gold, copper or alloying pellet.
Bonding line is gold thread, copper cash or alloy wire.
Plant a manufacture craft for the framework csp packaging part of ball optimisation technique, main flow process is as follows: on wafer attenuate → scribing → framework silver coating → silver coating, plant ball → upper core → pressure welding → plastic packaging → etched lead frame frame → finished product.
  
Accompanying drawing explanation
Fig. 1 is lead frame profile;
Fig. 2 is the silver-plated rear profile of lead frame;
Fig. 3 is that lead frame is planted ball profile;
Fig. 4 is product profile after upper core;
Fig. 5 is product profile after pressure welding;
Fig. 6 is plastic packaged products profile;
Fig. 7 is product profile after etched lead frame frame.
In figure, 1 is lead frame, and 2 is silver coating, and 3 for planting ball, and 4 is chip, and 5 is bonding line, and 6 is plastic-sealed body.
embodiment
As shown in the figure, the framework csp packaging part of ball optimisation technique is planted in a kind of employing, mainly by lead frame 1, silver coating 2, plant ball 3, chip 4, bonding line 5 and plastic-sealed body 6 and form.Described lead frame 1 is connected by silver coating 2 with chip 4, bonding line 5 is connected to lead frame 1 from chip 4, on silver coating 2, there is the ball of planting 3, plastic-sealed body 6 has surrounded lead frame 1, silver coating 2, has planted ball 3, chip 4 and bonding line 5, chip 4, bonding line 5, plants power supply and signalling channel that ball 3 and lead frame 1 have formed circuit.On described lead frame 1, there is silver coating 2, on silver coating 2, have the ball of planting 3 and chip 4, plant ball 3 at the two ends of chip 4, silver coating 2, plant ball 3 and chip 4 all in a side of lead frame 1.
Plant ball 3 for gold, copper or alloying pellet.
Bonding line 5 is gold thread, copper cash or alloy wire.
Plant a manufacture craft for the framework csp packaging part of ball optimisation technique, main flow process is as follows: on wafer attenuate → scribing → framework silver coating → silver coating, plant ball → upper core → pressure welding → plastic packaging → etched lead frame frame → finished product.
As shown in the figure, the manufacture craft of the framework csp packaging part of ball optimisation technique is planted in a kind of employing, and it carries out according to following concrete steps:
(1) wafer attenuate: thickness thinning 50 μ m~200 μ m, roughness Ra 0.10mm~0.05mm;
(2) scribing: the above wafer of 150 μ m is with common Q FN scribing process, but thickness is at the following wafer of 150 μ m, uses double-pole scribing machine and technique thereof;
(3) framework silver coating, on silver coating, plant ball: silver coating 2 and plant ball with conventional csp technique, different, silver coating 2 and plant ball 3 all in the same side of lead frame 1;
(4) upper core, pressure welding, plastic packaging: upper core, pressure welding, plastic packaging are with normal csp technique, different, chip 4 and silver coating 2, plant ball 3 all in the same side of lead frame 1;
(5) etched lead frame frame: complete after plastic packaging at product, use etching solution by after the whole etchings of lead frame 1, silver coating 2 can all expose, and can do contact point and directly form connection.
The present invention can be used for single-chip package and also can be used for multi-chip stacking encapsulation.
The present invention adopts a kind of novel ball technique of planting, this technique is by planting ball, can realize the welding of directly carrying out chip on framework, save the loaded down with trivial details step of design framework and higher production cost, this method flexibility is high, further improve production total value, significantly improve product reliability, and realize and reduce production cost.

Claims (2)

1. a framework csp packaging part for ball optimisation technique is planted in employing, it is characterized in that: mainly by lead frame (1), silver coating (2), plant ball (3), chip (4), bonding line (5) and plastic-sealed body (6) and form; Described lead frame (1) is connected by silver coating (2) with chip (4), bonding line (5) is connected to lead frame (1) from chip (4), on silver coating (2), there is the ball of planting (3), plastic-sealed body (6) has surrounded lead frame (1), silver coating (2), has planted ball (3), chip (4) and bonding line (5), chip (4), bonding line (5), plants power supply and signalling channel that ball (3) and lead frame (1) have formed circuit; On described lead frame (1), there is silver coating (2), on silver coating (2), have the ball of planting (3) and chip (4), plant ball (3) at the two ends of chip (4), silver coating (2), plant ball (3) and chip (4) all in a side of lead frame (1).
2. a manufacture craft for the framework csp packaging part of ball optimisation technique is planted in employing, it is characterized in that: it carries out according to following concrete steps:
(1) wafer attenuate: thickness thinning 50 μ m~200 μ m, roughness Ra 0.10mm~0.05mm;
(2) scribing: the above wafer of 150 μ m is with common Q FN scribing process, but thickness is at the following wafer of 150 μ m, uses double-pole scribing machine and technique thereof;
(3) framework silver coating, on silver coating, plant ball: silver coating (2) and plant ball with conventional csp technique, different, silver coating (2) and plant ball (3) all in the same side of lead frame (1);
(4) upper core, pressure welding, plastic packaging: upper core, pressure welding, plastic packaging are with normal csp technique, different, chip (4) and silver coating (2), plant ball (3) all in the same side of lead frame (1);
(5) etched lead frame frame: complete after plastic packaging at product, use etching solution by after the whole etchings of lead frame (1), silver coating (2) can all expose, and can do contact point and directly form connection.
CN201310387861.5A 2013-08-31 2013-08-31 Frame csp package with bumping optimization technology and production process thereof Pending CN103560122A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310387861.5A CN103560122A (en) 2013-08-31 2013-08-31 Frame csp package with bumping optimization technology and production process thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310387861.5A CN103560122A (en) 2013-08-31 2013-08-31 Frame csp package with bumping optimization technology and production process thereof

Publications (1)

Publication Number Publication Date
CN103560122A true CN103560122A (en) 2014-02-05

Family

ID=50014333

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310387861.5A Pending CN103560122A (en) 2013-08-31 2013-08-31 Frame csp package with bumping optimization technology and production process thereof

Country Status (1)

Country Link
CN (1) CN103560122A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5894108A (en) * 1997-02-11 1999-04-13 National Semiconductor Corporation Plastic package with exposed die
US20100129964A1 (en) * 2008-11-26 2010-05-27 Infineon Technologies Ag Method of manufacturing a semiconductor package with a bump using a carrier
CN103346135A (en) * 2013-06-10 2013-10-09 孙青秀 Package based on technology that frame is connected through bonding wires and manufacturing process of package
CN203481221U (en) * 2013-08-31 2014-03-12 华天科技(西安)有限公司 Framework CSP package adopting ball mounting optimization technology

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5894108A (en) * 1997-02-11 1999-04-13 National Semiconductor Corporation Plastic package with exposed die
US20100129964A1 (en) * 2008-11-26 2010-05-27 Infineon Technologies Ag Method of manufacturing a semiconductor package with a bump using a carrier
CN103346135A (en) * 2013-06-10 2013-10-09 孙青秀 Package based on technology that frame is connected through bonding wires and manufacturing process of package
CN203481221U (en) * 2013-08-31 2014-03-12 华天科技(西安)有限公司 Framework CSP package adopting ball mounting optimization technology

Similar Documents

Publication Publication Date Title
CN103165479B (en) The manufacture method of multichip system class encapsulation structure
JP5320611B2 (en) Stack die package
CN103346135A (en) Package based on technology that frame is connected through bonding wires and manufacturing process of package
CN203481221U (en) Framework CSP package adopting ball mounting optimization technology
CN203481222U (en) Framework CSP package based on chips of different sizes and adopting ball mounting optimization technology
CN103606539A (en) Frame-based flat package adopting opening-optimization technology and manufacturing process thereof
US20120273931A1 (en) Integrated circuit chip package and manufacturing method thereof
CN203260570U (en) Carrier-free novel package based on frame corrosion bump
CN105514079A (en) Integrated circuit package structure and manufacturing technology thereof
CN103021996A (en) Flat multichip packaging piece with stamping frame with square groove and production method of flat multichip packaging piece
CN103560122A (en) Frame csp package with bumping optimization technology and production process thereof
CN103560121A (en) Frame csp package with bumping optimization technology based on chips of different sizes and production process thereof
CN201527969U (en) Lead frame and paddle structure in integrated circuit package
CN203589000U (en) Plastic packaging piece based on frameless CSP packaging back ball mounting
CN209929295U (en) DFN-6L three-base island packaging frame
CN203481213U (en) Packaging member based on framework connected through bonding wires
CN102832141A (en) Manufacturing process of carrier-free package based on framework
CN202111082U (en) Multi-loop arrangement integrated circuit (IC) chip package element
CN201829483U (en) Lead frame and packaging structure of flipchip thin quad flat non-leaded package (FCTQFN)
CN103400811A (en) Frame based flat packaging part adopting special dispensing technology and manufacturing process thereof
CN105895615A (en) Ultra-thin packaging element and manufacturing process thereof
CN203339152U (en) Monolithic chip flat packaging part based on stamping framework
CN203103287U (en) Flat multichip packaging piece with stamping frame with square groove
CN103400806A (en) Frame based flat package part manufacturing process adopting cutting channel optimization technology
CN103346140A (en) Package based on silvering technology adopted for frame and manufacturing process of package

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20140205