CN103218476A - Method and circuit for transmitting data among modules in chip of integrated circuit by single-wire bus - Google Patents
Method and circuit for transmitting data among modules in chip of integrated circuit by single-wire bus Download PDFInfo
- Publication number
- CN103218476A CN103218476A CN201310086093XA CN201310086093A CN103218476A CN 103218476 A CN103218476 A CN 103218476A CN 201310086093X A CN201310086093X A CN 201310086093XA CN 201310086093 A CN201310086093 A CN 201310086093A CN 103218476 A CN103218476 A CN 103218476A
- Authority
- CN
- China
- Prior art keywords
- data
- register
- integrated circuit
- huffman
- single bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
The invention relates to a method and a circuit for transmitting data among modules in a chip of an integrated circuit by a single-wire bus, and aims to solve the problems that the wiring resources are increased, the design flexibility is poor, and the manpower and material cost are increased because of transmitting the data among the modules in the chip of the conventional integrated circuit through a multi-wire bus. The method comprises the following steps of (1) performing Huffman coding on the data to be transmitted in the modules on the chip, and storing the coded data to a transmitting register; (2) transmitting the data in the transmitting register to an acquisition register through the single-wire bus; and (3) performing Huffman decoding on the data in the acquisition register, and extracting effective data for the module to receive data to use. The circuit mainly comprises a Huffman coder, the transmitting register, the acquisition register and a Huffman decoder. By the method and the circuit, least wiring resources are occupied; the transmission mode is flexible; the data can be transmitted and received at any time; a transmission protocol is simple; complex frame structure and packaging design are not required; and the circuit is simple in structure and easy to realize and has no special requirement on hardware.
Description
Technical field
The present invention relates to the integrated circuit (IC) chip field, be specifically related to single bus data transmission method and circuit between the integrated circuit (IC) chip inner module.
Background technology
In the layout design of the rear end of integrated circuit, interconnection resource is of crucial importance and limited, and few cabling means the dirigibility and the low manpower and materials cost of design.The data transmission of each intermodule realizes that by the multiwire bus transmission multi-thread transmission will inevitably cause interconnection resource to increase in the chip of existing integrated circuit, and the very flexible of design has increased the manpower and materials cost.
Summary of the invention
The objective of the invention is to: provide the minimum interconnection resource of a kind of usefulness to realize the method and the circuit of the data transmission between the integrated circuit (IC) chip internal circuit module, interior each intermodule of chip that solves existing integrated circuit carries out data transmission by multiwire bus and causes interconnection resource to increase, the very flexible of design, the problem of increase manpower and materials cost.
Technical solution of the present invention is:
Single bus data transmission method between the integrated circuit (IC) chip inner module, its special character is, may further comprise the steps:
(1) data to be sent in the chip upper module is carried out huffman coding, deposit to transmitter register;
(2) data in the transmitter register transfer to the collection register by single bus;
(3) data of gathering in the register are carried out Hofmann decoding, extracted valid data is given the module use of waiting to receive data.
Have the inside modules of data to be sent to set up huffman encoder on chip, the data buffer storage unit in the input end of described huffman encoder and this module is connected, and the output terminal of huffman encoder is connected with the input end of transmitter register.
Above-mentioned transmitter register is arranged at the inside modules of data to be sent.
Wait that on chip the inside modules that receives data sets up huffman decoder, the output terminal of described huffman decoder is connected with data buffer storage unit in this module, and the input end of huffman decoder is connected with the output terminal of collection register.
Above-mentioned collection register is arranged at the inside modules of waiting to receive data.
Single bus data transmission circuit between the integrated circuit (IC) chip inner module, comprise transmitting terminal data buffer storage unit and receiving end data buffer storage unit, its special character is that this circuit also comprises huffman encoder and transmitter register, collection register and huffman decoder;
The input end of described huffman encoder is connected with the transmitting terminal data buffer storage unit, and the output terminal of huffman encoder is connected with the input end of transmitter register; The output terminal of described huffman decoder is connected with the receiving end data buffer storage unit, and the input end of huffman decoder is connected with the output terminal of gathering register, connects by single bus between described transmitter register and the collection register.
The output terminal of above-mentioned single bus connects one or be parallel with a plurality of collection registers.
Above-mentioned huffman encoder and/or transmitter register are arranged in the module at transmitting terminal data buffer storage unit place.
Above-mentioned collection register and/or huffman decoder are arranged in the module at receiving end data buffer storage unit place.
The invention has the advantages that:
1, single bus takies minimum interconnection resource;
2, transmission mode is flexible, can transmit and receive data at any time; For example, the outgoing data of transmitting terminal can be taked circulating rolling or mode such as repeatedly repeat sends, and receiving end can obtain the information on the single bus at any time;
3, host-host protocol is simple, need not complicated frame structure and packing design, and circuit structure is simple and easy to realize that hardware does not have specific (special) requirements.
Description of drawings
Fig. 1 is a circuit structure diagram of the present invention.
Embodiment
Single bus data transmission method between the integrated circuit (IC) chip inner module may further comprise the steps:
(1) data to be sent in the chip upper module (generally being stored in the data buffer storage unit data fifo in this module) is carried out huffman coding, huffman coding realized by huffman encoder (huffman encoder), with the data storage that encodes at transmitter register (tDFF);
(2) data of storage are sent in the mode of bit stream (bit-stream) in the collection register (rDFF) in the module of waiting to receive data by single bus in the transmitter register (tDFF), the feature that huffman coding is arranged in the bit stream, huffman decoder (huffman decoder) carries out Hofmann decoding to the data that receive, feature according to huffman coding, by the initial or end position of huffman decoder decision data and the data content of bit stream, be stored in the interior data buffer storage unit data fifo of module that this waits to receive data behind the extracted valid data.
The data that same transmitter register sends can be transferred into one or more and be connected in collection register on the same single bus, guarantee that the clock frequency of transmitter register equals the clock frequency that each gathers register.
Single bus data transmission circuit between the integrated circuit (IC) chip inner module, comprise transmitting terminal data buffer storage unit and receiving end data buffer storage unit, also comprise the huffman encoder and the transmitter register that are arranged in the module of transmitting terminal data buffer storage unit place, and be arranged on collection register and huffman decoder in the module of receiving end data buffer storage unit place;
The input end of huffman encoder is connected with the transmitting terminal data buffer storage unit, and the input end of transmitter register is connected with the output terminal of huffman encoder; The output terminal of described huffman decoder is connected with the receiving end data buffer storage unit, and the output terminal of gathering register is connected with the input end of huffman decoder, connects by single bus between described transmitter register and the collection register.
The output terminal of single bus can connect one or a plurality of collection register in parallel, guarantees that the clock frequency of each output terminal of single bus equals the clock frequency of input end.
Method and structure of the present invention can be applied to circuit intermodular data transmission on the various integrated circuit (IC) chip.
Claims (9)
1. single bus data transmission method between the integrated circuit (IC) chip inner module is characterized in that: may further comprise the steps:
(1) data to be sent in the chip upper module is carried out huffman coding, deposit to transmitter register;
(2) data in the transmitter register transfer to the collection register by single bus;
(3) data of gathering in the register are carried out Hofmann decoding, extracted valid data is given the module use of waiting to receive data.
2. single bus data transmission method between integrated circuit (IC) chip inner module according to claim 1, it is characterized in that: on chip, have the inside modules of data to be sent to set up huffman encoder, data buffer storage unit in the input end of described huffman encoder and this module is connected, and the output terminal of huffman encoder is connected with the input end of transmitter register.
3. single bus data transmission method between integrated circuit (IC) chip inner module according to claim 2 is characterized in that: described transmitter register is arranged at the inside modules of data to be sent.
4. single bus data transmission method between integrated circuit (IC) chip inner module according to claim 1, it is characterized in that: wait that on chip the inside modules that receives data sets up huffman decoder, data buffer storage unit in the output terminal of described huffman decoder and this module is connected, and the input end of huffman decoder is connected with the output terminal of collection register.
5. single bus data transmission method between integrated circuit (IC) chip inner module according to claim 4 is characterized in that: described collection register is arranged at the inside modules of waiting to receive data.
6. single bus data transmission circuit between the integrated circuit (IC) chip inner module, comprise transmitting terminal data buffer storage unit and receiving end data buffer storage unit, it is characterized in that: this circuit also comprises huffman encoder and transmitter register, collection register and huffman decoder;
The input end of described huffman encoder is connected with the transmitting terminal data buffer storage unit, and the output terminal of huffman encoder is connected with the input end of transmitter register; The output terminal of described huffman decoder is connected with the receiving end data buffer storage unit, and the input end of huffman decoder is connected with the output terminal of gathering register, connects by single bus between described transmitter register and the collection register.
7. single bus data transmission circuit between integrated circuit (IC) chip inner module according to claim 6 is characterized in that: the output terminal of described single bus connects one or be parallel with a plurality of collection registers.
8. according to single bus data transmission circuit between claim 6 or 7 described integrated circuit (IC) chip inner modules, it is characterized in that: described huffman encoder and/or transmitter register are arranged in the module at transmitting terminal data buffer storage unit place.
9. according to single bus data transmission circuit between claim 6 or 7 described integrated circuit (IC) chip inner modules, it is characterized in that: described collection register and/or huffman decoder are arranged in the module at receiving end data buffer storage unit place.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310086093.XA CN103218476B (en) | 2013-03-18 | 2013-03-18 | Method and circuit for transmitting data among modules in chip of integrated circuit by single-wire bus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310086093.XA CN103218476B (en) | 2013-03-18 | 2013-03-18 | Method and circuit for transmitting data among modules in chip of integrated circuit by single-wire bus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103218476A true CN103218476A (en) | 2013-07-24 |
| CN103218476B CN103218476B (en) | 2017-02-01 |
Family
ID=48816257
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310086093.XA Active CN103218476B (en) | 2013-03-18 | 2013-03-18 | Method and circuit for transmitting data among modules in chip of integrated circuit by single-wire bus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103218476B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9970374B2 (en) | 2014-09-18 | 2018-05-15 | Continental Automotive France | Actuator/sensor device |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN85108581A (en) * | 1984-11-02 | 1986-04-10 | 株式会社理光 | Facsimile equipment |
| US6604159B1 (en) * | 1999-08-12 | 2003-08-05 | Mips Technologies, Inc. | Data release to reduce latency in on-chip system bus |
| CN1614580A (en) * | 2004-11-26 | 2005-05-11 | 上海广电（集团）有限公司中央研究院 | Low-speed bus structure and its data transmission |
| CN101834704A (en) * | 2010-03-09 | 2010-09-15 | 西安电子科技大学 | High performance anti-crosstalk space-time bus coding and decoding method and coding and decoding device thereof |
| CN101958936A (en) * | 2010-09-21 | 2011-01-26 | 四川长虹电器股份有限公司 | Digital interface-based data transmission system and method |
| EP2461485A1 (en) * | 2010-12-01 | 2012-06-06 | Dialog Semiconductor GmbH | A device and method for the transmission and reception of high-fidelity audio using a single wire |
| CN203149574U (en) * | 2013-03-18 | 2013-08-21 | 西安华芯半导体有限公司 | One-wire bus data transmission circuit among modules in integrated circuit chip |
-
2013
- 2013-03-18 CN CN201310086093.XA patent/CN103218476B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN85108581A (en) * | 1984-11-02 | 1986-04-10 | 株式会社理光 | Facsimile equipment |
| US6604159B1 (en) * | 1999-08-12 | 2003-08-05 | Mips Technologies, Inc. | Data release to reduce latency in on-chip system bus |
| CN1614580A (en) * | 2004-11-26 | 2005-05-11 | 上海广电（集团）有限公司中央研究院 | Low-speed bus structure and its data transmission |
| CN101834704A (en) * | 2010-03-09 | 2010-09-15 | 西安电子科技大学 | High performance anti-crosstalk space-time bus coding and decoding method and coding and decoding device thereof |
| CN101958936A (en) * | 2010-09-21 | 2011-01-26 | 四川长虹电器股份有限公司 | Digital interface-based data transmission system and method |
| EP2461485A1 (en) * | 2010-12-01 | 2012-06-06 | Dialog Semiconductor GmbH | A device and method for the transmission and reception of high-fidelity audio using a single wire |
| CN203149574U (en) * | 2013-03-18 | 2013-08-21 | 西安华芯半导体有限公司 | One-wire bus data transmission circuit among modules in integrated circuit chip |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9970374B2 (en) | 2014-09-18 | 2018-05-15 | Continental Automotive France | Actuator/sensor device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103218476B (en) | 2017-02-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101645502B1 (en) | Multi-protocol sereds phy apparatus | |
| CN103957056B (en) | The visible light communication system of compatible smart mobile phone | |
| CN201869205U (en) | ARINC 429 bus signal coding and decoding circuit | |
| CN104780333A (en) | High-bandwidth video source interface adaptation device based on FPGA (Field Programmable Gate Array) | |
| CN102681971A (en) | Aurora protocol based method for conducting high-speed interconnection between field programmable gate arrays (FPGAs) | |
| CN107071520B (en) | Method for realizing CoaXPres high-speed image interface protocol IP | |
| CN107171728B (en) | 1B4B and Manchester coded forward and reverse transmission method, device and system | |
| KR100969748B1 (en) | Method and apparatus for transmitting/receiving serial data in serial communication system and serial communication system thereof | |
| CN1678086A (en) | High-speeld code-flow playing and receiving device based on PCI | |
| CN107733546A (en) | A kind of time information synchronization system and method | |
| CN204256732U (en) | The high-speed data transmission apparatus of Based PC I-Express interface | |
| CN203149574U (en) | One-wire bus data transmission circuit among modules in integrated circuit chip | |
| CN103705260A (en) | Data transmitting system of digital medical imaging device based on optical fiber communications | |
| CN103218476A (en) | Method and circuit for transmitting data among modules in chip of integrated circuit by single-wire bus | |
| CN109815181B (en) | Method and device for converting any bit width based on AXI protocol interface | |
| CN205378080U (en) | LVDS digital video transmission interface device based on FPGA | |
| CN105304001B (en) | A kind of signal extension box based on SERDES | |
| CN204929022U (en) | Video mosaicing processing ware that shows high -definition video signal can return | |
| CN101958820A (en) | Multi-channel RS-232 high-speed remote transmission circuit | |
| CN105553801B (en) | A kind of 1394 physical layer repeat circuit of low latency | |
| CN104717440A (en) | LED transmitting card cascade interface | |
| CN204189162U (en) | A kind of DFTI bus coding-decoding circuit | |
| CN109274607B (en) | Hundred/giga self-adaptive Ethernet-over-Ethernet physical layer implementation circuit | |
| CN203466923U (en) | Dual-channel two-channel video optical transceiver | |
| CN105530467A (en) | RS485-based video monitoring data terminal |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: 710055 Shaanxi City, Xi'an province high tech Road No. 38, innovation center, A, block, floor 4 Applicant after: XI'AN UNIIC SEMICONDUCTORS Co.,Ltd. Address before: 710055 Shaanxi City, Xi'an province high tech Road No. 38, innovation center, A, block, floor 4 Applicant before: Xi'an Sinochip Semiconductors Co., Ltd. |
|
| COR | Change of bibliographic data | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |