CN102044065B - Design method for shrinking image block - Google Patents
Design method for shrinking image block Download PDFInfo
- Publication number
- CN102044065B CN102044065B CN 200910174050 CN200910174050A CN102044065B CN 102044065 B CN102044065 B CN 102044065B CN 200910174050 CN200910174050 CN 200910174050 CN 200910174050 A CN200910174050 A CN 200910174050A CN 102044065 B CN102044065 B CN 102044065B
- Authority
- CN
- China
- Prior art keywords
- pixel data
- submodule
- pixel
- those
- factor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention discloses an image shrinking method applied to shrinking a pixel data module of an image component. The pixel data module comprises a plurality of sub-modules, wherein each sub-module comprises m unprocessed pixel data, and m is a positive integer. The image shrinking method comprises the following steps of: determining a shrinkage factor, wherein the shrinkage factor is equal to m divided by n, and n is a positive integer less than m; and resolving n processed pixel data of each sub-module according to the shrinkage factor and the m unprocessed pixel data of each sub-module, wherein the combination of the n processed pixel data of the sub-modules corresponds to the image component.
Description
Technical field
The present invention is about a kind of image downscaling method and image processing apparatus, especially about a kind of image downscaling method and image processing apparatus of number of a plurality of pixel datas of minimizing one pixel data module.
Background technology
Generally, in the display device that shows the corresponding image of the compressing image data of form such as JPEG, GIF (image data) for example, televisor of digital frame, tool image decoder etc. for example, need the temporary decoding of at least one storer back view data, display device again after the decoding in this storer of access view data to show this image.Fig. 1 schematically shows a topography 11 that comprises 4 pixel data modules 12.As shown in Figure 1, the technology of carrying out compression of images with jpeg format is to be that unit compresses with each 8 * 8 pixel data module 12, is that unit decodes with 8 * 8 pixel square 12 also when decoding.
After known display device is decoded to compressing image data, decoding back view data can be stored in the storer.When the corresponding image of decoding back view data was 1,000 ten thousand pixels, this storer then need have the capacity greater than 10M * 3 bytes (bytes) that is 30MB.In addition, when display device only can show the image of 1920 * 1080 2,000,000 pixels, the known display device back view data of will decoding again again was converted into the output image data that correspondence has the image of 2,000,000 pixels.Therefore, according to known technology, its required memory span is wasted memory span more greatly and.
Summary of the invention
The purpose of one embodiment of the invention is to provide a kind of image downscaling method and image processing apparatus, is suitable for the pixel data module downsizing with an iconic element.The purpose of one embodiment of the invention is to provide a kind of image processing apparatus, and it can arrange in order to temporary by the storer of the decoded decoding of image decoder back view data, to reduce manufacturing cost.
According to one embodiment of the invention, a kind of image downscaling method, be suitable for the pixel data module downsizing with an iconic element, this pixel data module comprises a plurality of submodules, each this submodule comprises m unprocessed pixel data, and m is positive integer, and this method comprises: determine one to dwindle the factor, wherein this dwindles the factor and equals m divided by n, and n is the positive integer less than m; And the individual processed pixels data of n of trying to achieve each this submodule according to these those m unprocessed pixel data of dwindling the factor and each this submodule, wherein those n of those submodules the combination of processed pixels data to should iconic element, wherein the n that should try to achieve each this submodule according to these those m unprocessed pixel data of dwindling the factor and each this submodule step of processed pixels data comprise: judgement m/2 be positive integer and m divided by n greater than 2 o'clock, make this dwindle the factor and equal m divided by 2n; To the computing of demoting of those m unprocessed pixel data of each this submodule, try to achieve m/2 temporary transient pixel data of each this submodule, wherein the combination of the temporary transient pixel datas of those m/2 of those submodules is to should iconic element, this degradation computing refers to m pixel data is reduced to m/2 pixel data, and with the summation of any two pixel datas in m the pixel data divided by a pixel data in m/2 the pixel data of trying to achieve after 2 after the degradation computing; And try to achieve n of each this submodule processed pixels data according to these temporary transient pixel datas of those m/2 that dwindle the factor and each this submodule.
According to one embodiment of the invention, a kind of image processing apparatus is suitable for handling an iconic element, comprises: a storage device, in order to store this iconic element; One image decoder, be coupled to this storage device, this iconic element is decoded and produced a pixel data module that should iconic element, this pixel data module comprises a plurality of submodules, each this submodule comprises m unprocessed pixel data, and m is positive integer; And a reduction means, be coupled to this image decoder, and this reduction means comprises: one dwindles factor calculating unit, dwindles the factor in order to determine one, and wherein this dwindles the factor and equals m divided by n, and n is the positive integer less than m; An and pixel count reduction means, try to achieve the individual processed pixels data of n of each this submodule in order to those m the unprocessed pixel data of dwindling the factor and each this submodule according to this, wherein those n of those submodules the combination of processed pixels data to should iconic element, wherein this dwindle factor calculating unit also judge m/2 be positive integer and m divided by n greater than 2 o'clock, make this dwindle the factor and equal m divided by 2n, this pixel count reduction means comprises: a degradation arithmetic element, in order to computing that those m unprocessed pixel data of each this submodule are demoted, try to achieve m/2 temporary transient pixel data of each this submodule, wherein the combination of the temporary transient pixel datas of those m/2 of each this submodule is to should iconic element, this degradation computing refers to m pixel data is reduced to m/2 pixel data, and with the summation of any two pixel datas in m the pixel data divided by a pixel data in m/2 the pixel data of trying to achieve after 2 after the degradation computing; And one pixel count dwindle the unit, try to achieve n of each this submodule processed pixels data in order to those m/2 of dwindling the factor and each this submodule according to this temporary transient pixel datas, wherein those n of those submodules the combination of processed pixels data to should iconic element.
Other purpose of the present invention and advantage can be further understood from the disclosed technical characterictic of the present invention.For above and other objects of the present invention, feature and advantage can be become apparent, embodiment cited below particularly also cooperates appended graphicly, is described in detail below.
Description of drawings
Fig. 1 schematically shows a topography that comprises 4 pixel data modules.
Fig. 2 shows the process flow diagram of the image downscaling method of one embodiment of the invention.
Fig. 3 shows the functional block diagram of the image processing apparatus of one embodiment of the invention.
Fig. 4 A shows the synoptic diagram according to the pixel data module of one embodiment of the invention.
Fig. 4 B shows the synoptic diagram of the pixel data module after the pixel data module of Fig. 3 A is dwindled by level.
Fig. 4 C shows that the pixel data module of Fig. 3 B is by the synoptic diagram of the pixel data module after vertically dwindling.
Fig. 5 shows the process flow diagram of the image downscaling method of one embodiment of the invention.
Fig. 6 shows the process flow diagram of the image downscaling method of one embodiment of the invention.
Fig. 7 shows the functional block diagram of the reduction means one embodiment of Fig. 3 image processing apparatus.
Fig. 8 shows the functional block diagram of its another embodiment of reduction means of Fig. 3 image processing apparatus.
[main element label declaration]
100 image processing apparatus 15 the 3rd storer
11 first memories, 19 compressing image datas
111 first memories 210 dwindle factor calculating unit
112 image decoder 210a dwindle factor calculating unit
114 reduction means, 220 pixel count reduction means
115 second memory 220a pixel count reduction means
116 display panels 221 dwindle the initial value computing unit
The 12 image decoder 221a arithmetic element of demoting
13 second memories, 222 pixel weight computing units
14 reduction means, 333 vertical submodules
223 pixel counts dwindle unit 39 decoding back view data
The 223a pixel count dwindles unit 41 line buffers
311 pixel data modules, 42 vertical reducers
312 pixel data modules, 43 pixel buffer
313 pixel data modules, 44 horizontal reducers
321 horizontal submodule 59 output image datas
322 horizontal submodule 332 vertical submodules
Embodiment
About aforementioned and other technology contents, characteristics and effect of the present invention, in the following detailed description that cooperates with reference to graphic embodiment, can clearly present.The direction term of mentioning in following examples, for example: upper and lower, left and right, front or rear etc. only are the directions with reference to annexed drawings.Therefore, the direction term of use is to illustrate not to be to limit the present invention.
Below be example with the view data of JPEG (Joint Photographic Experts Group) compressed format, be illustrated at one embodiment of the invention.Note that the present invention is not limited with the view data of jpeg format, the view data of other form (for example: MPEG) also belong to scope of the present invention.One iconic element of the formed image of the image file of JPEG (image component) can be configured to one 8 * 8 pixel data modules, 8 * 8 pixel data modules have 8 * 8 pixel datas, these a little pixel datas are configured to one 8 * 8 arrays, make this 8 * 8 array have 8 row submodules (horizontal submodule) and each row of this 8 * 8 array comprise 8 pixel datas; Or this 8 * 8 array has the submodules (vertical submodule) of 8 row, and each row of this 8 * 8 array comprises 8 pixel datas.In addition, 8 * 8 pixel data module or adjacent 8 * 8 pixel data modules one-tenth one huge module capable of being combined (macro block) then more than two.Must note, the embodiment of the invention is to illustrate with 8 * 8 pixel data modules, but the present invention is not limited to this 8 * 8 pixel data module, and technology of the present invention also has now or external other kind that, the pixel data module of size of developing applicable to present with spirit.
Fig. 2 shows the image downscaling method of one embodiment of the invention.The image downscaling method of present embodiment is suitable for the pixel data module downsizing with an iconic element, and the pixel data module comprises a plurality of submodules, and each submodule comprises m unprocessed pixel data, and m is positive integer.The image downscaling method of present embodiment comprises:
Step S01: beginning.
Step S02: determine one to dwindle factor S DF (scale down factor), wherein dwindle factor S DF and equal m divided by n that n is the positive integer less than m.
Step S04: try to achieve n of each submodule processed pixels data according to m the unprocessed pixel data of dwindling factor S DF and each submodule, wherein the n of this a little module this iconic element of combination correspondence of processed pixels data.Must notice that those skilled in the art can utilize the technology of various existing or future development, reduce the number of the pixel data of a pixel data module, the present invention is not limited certainly.In one embodiment, can utilize interpolation method to reduce the number of the pixel data of a pixel data module.
In one embodiment of the invention, be to utilize linear interpolation to carry out computing, that is utilize two to calculate the preceding pixel data and try to achieve pixel data after the calculating, with the number of the pixel data that reduces by a pixel data module.Below, be illustrated as example with the jpeg image file of the image processing apparatus 100 that is stored in a display device.Fig. 3 shows the functional block diagram of the image processing apparatus 100 of one embodiment of the invention.Image processing apparatus 100 is suitable for being installed in the display device (not icon), is suitable for handling the image that inputs to display device, uses the display panel (not icon) for display device to be shown.Image processing apparatus 100 comprises a memory storage, an image decoder 112, a reduction means 114 and a display panel 116.This memory storage comprises a first memory 111 and a second memory 115.First memory 111 is coupled to image decoder 112 and stores a plurality of compressing image datas 91 of a corresponding iconic element.Iconic element refers to the part of an image.First memory 111 can be a storage card or a hard disk, in order to store a plurality of image files.Each image file comprises the view data of the majority of a corresponding image.Only be illustrated the image downscaling method of present embodiment for convenience of description with the part of image.Image decoder 112 is in order to decoding to this iconic element, and produces a pixel data module of corresponding this iconic element.In present embodiment, image decoder 112 can be a jpeg decoder.Generally speaking, jpeg decoder is the mode output image data with 8 * 8 pixel data modules, and more specifically, this 8 * 8 pixel data module comprises 8 * 8 raw image data that are configured to one 8 * 8 matrixes.In present embodiment, raw image data means: not reduced device 114 processed images data as yet.Reduction means 114 is coupled to image decoder 112, and carries out an image downscaling method.Second memory 115 couples reduction means 114, and in order to store this processed pixels data a bit.Display panel 116 couples second memory 115 and shows this corresponding iconic element of processed pixels data a bit.
In known technology, must use the pixel data of two above pixel data modules according to different reduction magnification, therefore must utilize a storer temporary by the decoded decoding of image decoder back view data, those decoding back view data of recycling are carried out dwindling of image; And in one embodiment of the invention, it is the pixel data that only utilizes in the pixel data module when dwindling computing, that is do not cross over two pixel data modules, and the reduction magnification with the pixel data module, be restricted to the number n of the data of processed pixels of a submodule divided by the number m of the unprocessed pixel data of submodule, that is n/m, wherein n is the positive integer less than m.Therefore the image processing apparatus 100 of one embodiment of the invention can additionally arrange storer and keeps in by the decoded view data of image decoder, make reduction means 114 be coupled to image decoder 112, the pixel data module that reception image decoder 112 is exported also makes its downsizing, and can reduce the cost of storer.
Fig. 4 A shows 8 * 8 one 8 * 8 pixel data modules 311 that pixel data constitutes.Fig. 4 B show 8 * 8 pixel data modules of Fig. 4 A be contracted to 7/8 times by level after and form 8 * 7 pixel data modules 312.Fig. 4 C show the pixel data module of Fig. 4 B vertically be contracted to 4/8 times after and form 4 * 7 pixel data modules 313.8 * 8 pixel data modules 311 can be divided into the horizontal submodule 321 of 8 row.8 * 7 pixel data modules 312 can be divided into the horizontal submodule 322 of 8 row (raw); Or be divided into the vertical submodule 332 of 7 row (column).4 * 7 pixel data modules 313 can be divided into the vertical submodule 333 of 7 row.Each horizontal submodule 321 and vertical submodule 332 with 8 pixel datas respectively through after 7/8 and 4/8 times the level and vertical downsizing, form horizontal submodule 322 and vertical submodule 333 with 7 and 4 pixel datas.
Fig. 5 shows the image downscaling method of one embodiment of the invention.Please refer to Fig. 4 A-4C and Fig. 5, comprise following steps in the reduction means 114 performed image downscaling methods of one embodiment of the invention:
Step S100: beginning.
Step S102: determine row to dwindle factor S DF1, wherein row dwindle factor S DF1 and equal m divided by n1, and n1 is the positive integer less than m.In the present embodiment, m is the pixel data number of each row that is transfused to the pixel data module 311 of reduction means 114, and image decoder 112 is jpeg decoder, so m equals 8 in the present embodiment.N1 is the pixel data number of each row of the pixel data module 312 of reduction means 114 output, and being 7/8 times with the multiple of desiring to dwindle is example, so n1 equals 7.M and n1 meet following relational expression Eq1.
Step S104: dwindle factor S DF1 according to row and try to achieve and dwindle initial value SDI (scale down initial).Particularly, make row dwindle factor S DF1 and dwindle initial value SDI and meet following relational expression Eq2.
Step S106: the foundation row dwindle factor S DF1 and dwindle initial value SDI and try to achieve each pixel weight W (i), and wherein i is the positive integer that is less than or equal to n1.Particularly, make each pixel weight W (i), row dwindle factor S DF1 and dwindle initial value SDI and meet following relational expression Eq3, wherein i for less than and equal the positive integer of n1.
W(i)＝SDI+(SDF1-1)×(i-1) Eq3
Step S108: according to a plurality of unprocessed pixel data Pin (1), the Pin (2) of each row of pixel data module 311 ..., Pin (n1), Pin (n1+1) and each pixel weight W (1), W (2) ..., W (n1) try to achieve each temporary transient pixel data Temp (1), Temp (2) ..., Temp (n1), make these a little temporary transient pixel datas of these a little row be configured to one m * n1 array.Particularly, make unprocessed pixel data Pin (i) and Pin (i+1), pixel weight W (i) and temporary transient pixel data Temp (i) meet following relational expression Eq4.
Temp(i)＝Pin(i)×(1-W(i))+Pin(i+1)×W(i) Eq4
Please refer to following mathematical expression (1) to (4), can learn when m be 8 and n1 then to dwindle factor S DF1 when being 7 be 8/7, dwindling initial value SDI is 1/14, pixel weight W (1) and W (2) are respectively 1/14 and 3/14.And utilize following mathematical expression (5) to (6), can access temporary transient pixel data Temp (1) and Temp (2).Other not the temporary transient pixel data of example be that therefore those skilled in the art can omit its related description according to above-mentioned explanation and knowing by inference.
Step S110: determine delegation to dwindle factor S DF2, wherein row dwindles factor S DF2 and equals m divided by n2, and n2 is the positive integer less than m.
Step S112: judge that m equals at 2 o'clock divided by n2, to the computing of demoting of m temporary transient pixel data of each row, try to achieve m/2 of each row processed pixels data.The degradation computing refers to m pixel data is reduced to m/2 pixel data, and with the summation of any two pixel datas in m the pixel data divided by a pixel data in m/2 the pixel data of trying to achieve after 2 after the computing of demoting.In present embodiment, according to a plurality of temporary transient pixel data Temp (1), Temp (2) of each row ..., Temp (2i-1), Temp (2i) and following mathematical expression Eq5 try to achieve each processed pixels data Pout (1), Pout (2) ..., Pout (i), wherein i is the positive integer that is less than or equal to n2.
When carrying out computing according to mathematical expression Eq4, reduction means 114 need carry out multiplying, because reduction means 114 is to carry out computing with binary mode, so can the contraction in multiplication computing when utilizing mathematical expression Eq5 to carry out computing, and the binary numeral of Temp (2i-1) and Temp (2i) sum total is carried out the value that Pout (i) tried to achieve in computing with displacement mode.Therefore, when the number of the pixel data of a submodule being reduced to a half, utilize the degradation computing can increase the arithmetic speed of image downscaling method.Those skilled in the art can understand the program of displacement mode, therefore omit its related description at this.
Step S190: finish.
Because in the present embodiment, be to try to achieve view data after the calculating according to view data before two calculating and a pre-defined relation, therefore when the number of the pixel data of a submodule being contracted to 1/2nd when following, image fault (aliasing) phenomenon can appear producing.Therefore, can utilize degradation computing elder generation that the number of the pixel data of one submodule is contracted to 1/2nd, carry out corresponding reduction magnification again, can reduce image fault (aliasing) phenomenon.
Fig. 6 shows the image downscaling method of one embodiment of the invention.Please refer to Fig. 6, comprise following steps in the reduction means 114 performed image downscaling methods of one embodiment of the invention:
Step S200: beginning.
Step S202: determine one to dwindle factor S DF, wherein dwindle factor S DF and equal m divided by n that n is the positive integer less than m.
Step S204: judge m/2 be positive integer and m divided by n greater than 2 o'clock, make and dwindle factor S DF and equal m divided by 2n.
Step S206: to the computing of demoting of m unprocessed pixel data of each submodule, try to achieve m/2 temporary transient pixel data, wherein the combination correspondence image composition of the m/2 of each submodule temporary transient pixel data of each submodule.
Step S208: try to achieve n of each submodule processed pixels data according to the temporary transient pixel data of the m/2 that dwindles factor S DF and each submodule, wherein the n of this a little module the combination correspondence image composition of processed pixels data.
Step S290: finish.
For example, in the time horizontal submodule 321 with 8 pixel datas will being formed the horizontal submodule 322 with 3 pixel datas after with 3/8 times of downsizing, can utilize the degradation computing to be contracted to the horizontal submodule 321 with 8 pixel datas earlier and form the horizontal submodule 322a (not shown) with 4 pixel datas after 1/2 times, the horizontal submodule 322a that will have 4 pixel datas again be contracted to and forms the horizontal submodule 322 with 3 pixel datas after 3/4 times.In the time horizontal submodule 321 with 8 pixel datas will being formed the horizontal submodule 322 with 2 pixel datas after with 2/8 times of downsizing, then can carry out to obtain having after the computing of 2 degradations the horizontal submodule 322 of 2 pixel datas.In the time horizontal submodule 321 with 8 pixel datas will being formed the horizontal submodule 322 with 1 pixel data after with 1/8 times of downsizing, then can carry out to obtain having after 3 times the degradation computing the horizontal submodule 322 of 1 pixel data.
In addition, those skilled in the art can utilize the technology of various existing or future development, reduce the number of the pixel data of a pixel data module, and the present invention is not limited.According to one embodiment of the invention, in the time horizontal submodule 321 with 8 pixel datas will being formed the horizontal submodule 322 with 6 pixel datas after with 6/8 times of downsizing, can be earlier with the number of horizontal submodule 321 with 7/8 times of downsizing after again with 6/7 times of downsizing.
Fig. 7 shows the functional block diagram of the reduction means one embodiment of Fig. 3 image processing apparatus.As shown in Figure 7, reduction means 114 comprises and dwindles factor calculating unit 210 and a pixel count reduction means 220.Dwindle factor calculating unit 210 in order to determining one to dwindle factor S DF, and provide and dwindle factor S DF to pixel count reduction means 220, wherein dwindle factor S DF and equal m divided by n, n is the positive integer less than m.Pixel count reduction means 220 is in order to try to achieve the individual processed pixels data of n of each this submodule, the wherein corresponding above-mentioned iconic element of the combination of the individual processed pixels data of those n of those submodules according to those m the unprocessed pixel data of dwindling factor S DF and each submodule.Among one embodiment, pixel count reduction means 220 is according to its two individual processed pixels data one of n of trying to achieve each this submodule of those m the unprocessed pixel data of dwindling factor S DF and each submodule.Among one embodiment, pixel count reduction means 220 comprises dwindles initial value computing unit 221, a pixel weight computing unit 222 and a pixel count and dwindles unit 223.Dwindle initial value computing unit 221 in order to trying to achieve one and dwindle initial value SDI according to dwindling factor S DF, and will dwindle initial value SDI and offer pixel weight computing unit 222.Pixel weight computing unit 222 dwindles factor S DF in order to foundation and dwindles initial value SDI and try to achieve a plurality of pixel weight.Pixel count dwindles unit 223 in order to the individual processed pixels data of those n that try to achieve each this submodule according to those m unprocessed pixel data of those pixel weight and each submodule.
Fig. 8 shows the functional block diagram of its another embodiment of reduction means of Fig. 3 image processing apparatus.Reduction means 114 comprises dwindles factor calculating unit 210a and a pixel count reduction means 220a.Dwindle factor calculating unit 210a in order to determine one to dwindle factor S DF, wherein dwindle factor S DF and equal m divided by n, n is the positive integer less than m, and when judging that m/2 is positive integer and m divided by n greater than 2 the time, make that dwindling factor S DF equals m divided by 2n.Pixel count reduction means 220a comprises a degradation arithmetic element 221a and a pixel count dwindles unit 223a.221a is in order to computing that those m unprocessed pixel data of each submodule are demoted for the degradation arithmetic element, try to achieve m/2 temporary transient pixel data of each this submodule, wherein the corresponding above-mentioned iconic element of the combination of those m/2 of each this submodule temporary transient pixel datas.Pixel count dwindles unit 223a, in order to the individual processed pixels data of n of trying to achieve each submodule according to the individual temporary transient pixel datas of those m/2 that dwindle factor S DF and each submodule, the wherein corresponding above-mentioned iconic element of the combination of the individual processed pixels data of those n of those submodules.
In sum, the design of dwindling factor S DF according to one embodiment of the invention, in another embodiment, can more cooperate and dwindle initial value SDI, make the pixel data that when dwindling computing, only utilizes in the pixel data module, and the pixel data beyond not needing to use in this pixel data module for example strides across the pixel data of two pixel data modules.Therefore one embodiment of the invention does not have the problem that produces when striding across two pixel data modules, can carry out preferable interpolation and handle, and its needed memory span is also less than known technology.
Though the present invention discloses as above with embodiment; right its is not in order to limiting the present invention, any those skilled in the art, without departing from the spirit and scope of the present invention; when can doing a little change and retouching, so protection scope of the present invention is as the criterion when looking appended the claim scope person of defining.In addition, arbitrary embodiment of the present invention or claim scope must not reached the disclosed whole purposes of the present invention or advantage or characteristics.In addition, summary part and title only are the usefulness of auxiliary patent document search, are not to limit claim scope of the present invention.
Claims (2)
1. an image downscaling method is suitable for the pixel data module downsizing with an iconic element, and this pixel data module comprises a plurality of submodules, and each this submodule comprises m unprocessed pixel data, and m is positive integer, and this method comprises:
Determine one to dwindle the factor, wherein this dwindles the factor and equals m divided by n, and n is the positive integer less than m; And
The n that tries to achieve each this submodule according to these those m unprocessed pixel data of dwindling the factor and each this submodule is the processed pixels data, wherein those n of those submodules the combination of processed pixels data to should iconic element,
Wherein this individual step of processed pixels data of n of trying to achieve each this submodule according to these those m unprocessed pixel data of dwindling the factor and each this submodule comprises:
Judge m/2 be positive integer and m divided by n greater than 2 o'clock, make this dwindle the factor and equal m divided by 2n;
To the computing of demoting of those m unprocessed pixel data of each this submodule, try to achieve m/2 temporary transient pixel data of each this submodule, wherein the combination of the temporary transient pixel datas of those m/2 of those submodules is to should iconic element, this degradation computing refers to m pixel data is reduced to m/2 pixel data, and with the summation of any two pixel datas in m the pixel data divided by a pixel data in m/2 the pixel data of trying to achieve after 2 after the degradation computing; And
Try to achieve n of each this submodule processed pixels data according to these temporary transient pixel datas of those m/2 that dwindle the factor and each this submodule.
2. an image processing apparatus is suitable for handling an iconic element, comprises:
One storage device is in order to store this iconic element;
One image decoder, be coupled to this storage device, this iconic element is decoded and produced a pixel data module that should iconic element, this pixel data module comprises a plurality of submodules, each this submodule comprises m unprocessed pixel data, and m is positive integer; And
One reduction means is coupled to this image decoder, and this reduction means comprises:
One dwindles factor calculating unit, dwindles the factor in order to determine one, and wherein this dwindles the factor and equals m divided by n, and n is the positive integer less than m; And
One pixel count reduction means, try to achieve the individual processed pixels data of n of each this submodule in order to those m the unprocessed pixel data of dwindling the factor and each this submodule according to this, wherein those n of those submodules the combination of processed pixels data to should iconic element
Wherein this dwindle factor calculating unit also judge m/2 be positive integer and m divided by n greater than 2 o'clock, make this dwindle the factor and equal m divided by 2n, this pixel count reduction means comprises:
One degradation arithmetic element, in order to computing that those m unprocessed pixel data of each this submodule are demoted, try to achieve m/2 temporary transient pixel data of each this submodule, wherein the combination of the temporary transient pixel datas of those m/2 of each this submodule is to should iconic element, this degradation computing refers to m pixel data is reduced to m/2 pixel data, and with the summation of any two pixel datas in m the pixel data divided by a pixel data in m/2 the pixel data of trying to achieve after 2 after the degradation computing; And
One pixel count dwindles the unit, try to achieve n of each this submodule processed pixels data in order to those m/2 of dwindling the factor and each this submodule according to this temporary transient pixel datas, wherein those n of those submodules the combination of processed pixels data to should iconic element.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910174050 CN102044065B (en) | 2009-10-20 | 2009-10-20 | Design method for shrinking image block |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910174050 CN102044065B (en) | 2009-10-20 | 2009-10-20 | Design method for shrinking image block |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102044065A CN102044065A (en) | 2011-05-04 |
| CN102044065B true CN102044065B (en) | 2013-07-03 |
Family
ID=43910181
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200910174050 Active CN102044065B (en) | 2009-10-20 | 2009-10-20 | Design method for shrinking image block |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102044065B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103778595B (en) * | 2013-12-31 | 2017-01-11 | 上海晨思电子科技有限公司 | Image shrinking processing method and device thereof |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5027421A (en) * | 1987-11-30 | 1991-06-25 | Kabushiki Kaisha Toshiba | Data processing apparatus having function for registering abstract image data |
| CN1886758A (en) * | 2003-12-03 | 2006-12-27 | 诺基亚有限公司 | Method and apparatus for downscaling a digital matrix image |
| CN101527841A (en) * | 2008-03-06 | 2009-09-09 | 瑞昱半导体股份有限公司 | Method and device for eliminating image block effect |
| CN101370142B (en) * | 2008-09-18 | 2011-05-04 | 华为技术有限公司 | Image decoding and zooming method and device, image display system |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100594073B1 (en) * | 2002-09-17 | 2006-07-03 | 삼성전자주식회사 | Method for scaling digital image in embedded system |
| CN1946133A (en) * | 2005-10-09 | 2007-04-11 | 扬智科技股份有限公司 | Method and device for regulating image size |
-
2009
- 2009-10-20 CN CN 200910174050 patent/CN102044065B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5027421A (en) * | 1987-11-30 | 1991-06-25 | Kabushiki Kaisha Toshiba | Data processing apparatus having function for registering abstract image data |
| CN1886758A (en) * | 2003-12-03 | 2006-12-27 | 诺基亚有限公司 | Method and apparatus for downscaling a digital matrix image |
| CN101527841A (en) * | 2008-03-06 | 2009-09-09 | 瑞昱半导体股份有限公司 | Method and device for eliminating image block effect |
| CN101370142B (en) * | 2008-09-18 | 2011-05-04 | 华为技术有限公司 | Image decoding and zooming method and device, image display system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102044065A (en) | 2011-05-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104104888A (en) | Parallel multi-core FPGA digital image real-time zooming processing method and device | |
| Gong et al. | New cost-effective VLSI implementation of a 2-D discrete cosine transform and its inverse | |
| CN112219210A (en) | Signal processing apparatus and signal processing method | |
| CN1598876A (en) | Device,system and method for output multiple image data | |
| CN102044065B (en) | Design method for shrinking image block | |
| CN111967582A (en) | CNN convolutional layer operation method and CNN convolutional layer operation accelerator | |
| Chang et al. | Efficient hardware accelerators for the computation of Tchebichef moments | |
| CN113396387A (en) | Multiplier-accumulator circuitry with processing pipeline and method of operating the same | |
| Mansouri et al. | An efficient VLSI architecture and FPGA implementation of high-speed and low power 2-D DWT for (9, 7) wavelet filter | |
| CN103092559B (en) | For the multiplier architecture of DCT/IDCT circuit under HEVC standard | |
| JPH10504408A (en) | Apparatus and method for performing inverse discrete cosine transform | |
| US8457445B2 (en) | Image-scaling-down method and image processing apparatus | |
| CN112508174B (en) | Weight binary neural network-oriented pre-calculation column-by-column convolution calculation unit | |
| CN114520872A (en) | Shooting system | |
| Jung et al. | A VLSI architecture for the alternative subsampling-based block matching algorithm | |
| CN102263924A (en) | Image processing method based on bicubic interpolation and image display method | |
| Ramachandran et al. | EPLD-based architecture of real time 2D-discrete cosine transform and quantization for image compression | |
| Biswas et al. | An efficient VLSI architecture of the enhanced three step search algorithm | |
| CN101727655B (en) | Image zooming method and device thereof | |
| US20040213465A1 (en) | Multi-level encoding/decoding apparatus | |
| Verderber et al. | HW/SW codesign of the MPEG-2 video decoder | |
| Lee et al. | Design of high-performance transform and quantization circuit for unified video CODEC | |
| Chakraborty et al. | A memory Efficient, multiplierless & modular VLSI architecture of 1D/2D Re-Configurable 9/7 & 5/3 DWT filters using Distributed Arithmetic | |
| Jeyaprakash | FPGA implementation of discrete wavelet transform (DWT) for JPEG 2000 | |
| Zhang et al. | An efficient and reconfigurable VLSI architecture for different block matching motion estimation algorithms |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |