CN101999115B - 多核处理系统 - Google Patents
多核处理系统 Download PDFInfo
- Publication number
- CN101999115B CN101999115B CN200980112853.1A CN200980112853A CN101999115B CN 101999115 B CN101999115 B CN 101999115B CN 200980112853 A CN200980112853 A CN 200980112853A CN 101999115 B CN101999115 B CN 101999115B
- Authority
- CN
- China
- Prior art keywords
- processor core
- core
- consistance group
- consistance
- grouping
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
Abstract
Description
Claims (5)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/103,250 | 2008-04-15 | ||
US12/103,250 US7941637B2 (en) | 2008-04-15 | 2008-04-15 | Groups of serially coupled processor cores propagating memory write packet while maintaining coherency within each group towards a switch coupled to memory partitions |
PCT/US2009/034189 WO2009128981A1 (en) | 2008-04-15 | 2009-02-16 | Multi-core processing system |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101999115A CN101999115A (zh) | 2011-03-30 |
CN101999115B true CN101999115B (zh) | 2014-04-02 |
Family
ID=41164943
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200980112853.1A Active CN101999115B (zh) | 2008-04-15 | 2009-02-16 | 多核处理系统 |
Country Status (6)
Country | Link |
---|---|
US (2) | US7941637B2 (zh) |
JP (1) | JP5419107B2 (zh) |
KR (1) | KR20110000741A (zh) |
CN (1) | CN101999115B (zh) |
TW (1) | TW200945048A (zh) |
WO (1) | WO2009128981A1 (zh) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8547971B1 (en) | 2009-01-07 | 2013-10-01 | Marvell Israel (M.I.S.L) Ltd. | Multi-stage switching system |
US8358651B1 (en) | 2009-09-21 | 2013-01-22 | Marvell International Ltd. | Switch device having a plurality of processing cores |
US9460038B2 (en) * | 2010-12-22 | 2016-10-04 | Via Technologies, Inc. | Multi-core microprocessor internal bypass bus |
US9172659B1 (en) | 2011-07-12 | 2015-10-27 | Marvell Israel (M.I.S.L.) Ltd. | Network traffic routing in a modular switching device |
US9372724B2 (en) * | 2014-04-01 | 2016-06-21 | Freescale Semiconductor, Inc. | System and method for conditional task switching during ordering scope transitions |
US9372723B2 (en) * | 2014-04-01 | 2016-06-21 | Freescale Semiconductor, Inc. | System and method for conditional task switching during ordering scope transitions |
US9733981B2 (en) | 2014-06-10 | 2017-08-15 | Nxp Usa, Inc. | System and method for conditional task switching during ordering scope transitions |
US9448741B2 (en) | 2014-09-24 | 2016-09-20 | Freescale Semiconductor, Inc. | Piggy-back snoops for non-coherent memory transactions within distributed processing systems |
CN113641627A (zh) * | 2015-05-21 | 2021-11-12 | 高盛有限责任公司 | 通用并行计算架构 |
US11449452B2 (en) | 2015-05-21 | 2022-09-20 | Goldman Sachs & Co. LLC | General-purpose parallel computing architecture |
US10904150B1 (en) | 2016-02-02 | 2021-01-26 | Marvell Israel (M.I.S.L) Ltd. | Distributed dynamic load balancing in network systems |
US10866753B2 (en) * | 2018-04-03 | 2020-12-15 | Xilinx, Inc. | Data processing engine arrangement in a device |
CN111581118B (zh) * | 2019-12-31 | 2021-04-13 | 北京忆芯科技有限公司 | 计算加速系统 |
CN115803811A (zh) * | 2020-08-31 | 2023-03-14 | 麦姆瑞克斯公司 | 用于存储器处理单元架构的层间通信技术 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1609823A (zh) * | 2003-10-23 | 2005-04-27 | 英特尔公司 | 用于维持共享高速缓存一致性的方法和设备 |
CN101088075A (zh) * | 2004-12-27 | 2007-12-12 | 英特尔公司 | 用于多核处理器中非一致性高速缓存的系统和方法 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4710868A (en) * | 1984-06-29 | 1987-12-01 | International Business Machines Corporation | Interconnect scheme for shared memory local networks |
JPH07104923B2 (ja) * | 1988-12-28 | 1995-11-13 | 工業技術院長 | 並列画像表示処理方法 |
US6754752B2 (en) | 2000-01-13 | 2004-06-22 | Freescale Semiconductor, Inc. | Multiple memory coherence groups in a single system and method therefor |
US7106742B1 (en) | 2000-01-13 | 2006-09-12 | Mercury Computer Systems, Inc. | Method and system for link fabric error detection and message flow control |
US6678773B2 (en) | 2000-01-13 | 2004-01-13 | Motorola, Inc. | Bus protocol independent method and structure for managing transaction priority, ordering and deadlocks in a multi-processing system |
US7031258B1 (en) | 2000-01-13 | 2006-04-18 | Mercury Computer Systems, Inc. | Digital data system with link level message flow control |
US6862283B2 (en) | 2000-01-13 | 2005-03-01 | Freescale Semiconductor, Inc. | Method and apparatus for maintaining packet ordering with error recovery among multiple outstanding packets between two devices |
US6996651B2 (en) | 2002-07-29 | 2006-02-07 | Freescale Semiconductor, Inc. | On chip network with memory device address decoding |
JP2005135359A (ja) * | 2003-10-31 | 2005-05-26 | Hitachi Hybrid Network Co Ltd | データ処理装置 |
US7243205B2 (en) | 2003-11-13 | 2007-07-10 | Intel Corporation | Buffered memory module with implicit to explicit memory command expansion |
US7590797B2 (en) | 2004-04-08 | 2009-09-15 | Micron Technology, Inc. | System and method for optimizing interconnections of components in a multichip memory module |
US7240160B1 (en) * | 2004-06-30 | 2007-07-03 | Sun Microsystems, Inc. | Multiple-core processor with flexible cache directory scheme |
US7412353B2 (en) * | 2005-09-28 | 2008-08-12 | Intel Corporation | Reliable computing with a many-core processor |
US7624250B2 (en) * | 2005-12-05 | 2009-11-24 | Intel Corporation | Heterogeneous multi-core processor having dedicated connections between processor cores |
US20070168620A1 (en) * | 2006-01-19 | 2007-07-19 | Sicortex, Inc. | System and method of multi-core cache coherency |
-
2008
- 2008-04-15 US US12/103,250 patent/US7941637B2/en active Active
-
2009
- 2009-02-16 CN CN200980112853.1A patent/CN101999115B/zh active Active
- 2009-02-16 KR KR1020107023111A patent/KR20110000741A/ko not_active Application Discontinuation
- 2009-02-16 WO PCT/US2009/034189 patent/WO2009128981A1/en active Application Filing
- 2009-02-16 JP JP2011505052A patent/JP5419107B2/ja active Active
- 2009-02-27 TW TW098106572A patent/TW200945048A/zh unknown
-
2010
- 2010-12-20 US US12/972,878 patent/US8090913B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1609823A (zh) * | 2003-10-23 | 2005-04-27 | 英特尔公司 | 用于维持共享高速缓存一致性的方法和设备 |
CN101088075A (zh) * | 2004-12-27 | 2007-12-12 | 英特尔公司 | 用于多核处理器中非一致性高速缓存的系统和方法 |
Also Published As
Publication number | Publication date |
---|---|
KR20110000741A (ko) | 2011-01-05 |
JP2011517003A (ja) | 2011-05-26 |
US8090913B2 (en) | 2012-01-03 |
US20090259825A1 (en) | 2009-10-15 |
JP5419107B2 (ja) | 2014-02-19 |
TW200945048A (en) | 2009-11-01 |
US7941637B2 (en) | 2011-05-10 |
CN101999115A (zh) | 2011-03-30 |
WO2009128981A1 (en) | 2009-10-22 |
US20110093660A1 (en) | 2011-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101999115B (zh) | 多核处理系统 | |
CN102033817B (zh) | 归属代理数据和存储器管理 | |
JP3836838B2 (ja) | マルチプロセッサ・システムでのプロセッサ相互接続を使用するマイクロプロセッサ通信の方法およびデータ処理システム | |
KR100308323B1 (ko) | 공유된 개입 지원을 가지는 비균등 메모리 액세스 데이터처리 시스템 | |
US8966222B2 (en) | Message passing in a cluster-on-chip computing environment | |
KR102028252B1 (ko) | 자율 메모리 아키텍처 | |
US9148485B2 (en) | Reducing packet size in a communication protocol | |
JP3620473B2 (ja) | 共有キャッシュメモリのリプレイスメント制御方法及びその装置 | |
CN101925881B (zh) | 多处理器系统以及多处理器系统的同步方法 | |
US20090006808A1 (en) | Ultrascalable petaflop parallel supercomputer | |
CN103988184B (zh) | 元比特在系统存储器内的高效存储 | |
CN102810081A (zh) | 光纤信道输入/输出数据路由系统和方法 | |
CN102138129A (zh) | 用于数据处理系统中的统一高速缓存的错误检测方案 | |
CN101097545A (zh) | 独占所有权探听过滤器 | |
US10042762B2 (en) | Light-weight cache coherence for data processors with limited data sharing | |
KR20110028212A (ko) | 자율 서브시스템 아키텍처 | |
US5553249A (en) | Dual bus adaptable data path interface system | |
NO342930B1 (en) | Cache Coherent node controller | |
US9542317B2 (en) | System and a method for data processing with management of a cache consistency in a network of processors with cache memories | |
US10275392B2 (en) | Data processing device | |
US20180095921A1 (en) | Frame format for a serial interface | |
US10078602B2 (en) | Information processing apparatus, memory controller, and memory control method | |
JP7149987B2 (ja) | データ伝送装置、データ処理システム、データ処理方法及び媒体 | |
US6847990B2 (en) | Data transfer unit with support for multiple coherency granules | |
US11966345B2 (en) | Network credit return mechanisms |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: TIANDING INVESTMENT CO., LTD. Free format text: FORMER OWNER: FISICAL SEMICONDUCTOR INC. Effective date: 20150626 Owner name: APPLE COMPUTER, INC. Free format text: FORMER OWNER: TIANDING INVESTMENT CO., LTD. Effective date: 20150626 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20150626 Address after: American California Patentee after: APPLE Inc. Address before: American California Patentee before: Zenith investment LLC Effective date of registration: 20150626 Address after: American California Patentee after: Zenith investment LLC Address before: Texas in the United States Patentee before: FREESCALE SEMICONDUCTOR, Inc. |