CN101655815B - SATA interface test system and method - Google Patents
SATA interface test system and method Download PDFInfo
- Publication number
- CN101655815B CN101655815B CN2008103041262A CN200810304126A CN101655815B CN 101655815 B CN101655815 B CN 101655815B CN 2008103041262 A CN2008103041262 A CN 2008103041262A CN 200810304126 A CN200810304126 A CN 200810304126A CN 101655815 B CN101655815 B CN 101655815B
- Authority
- CN
- China
- Prior art keywords
- data
- sata interface
- test
- circuit
- mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The invention provides an SATA interface test method, comprising the following steps: (a) providing a test computer and a data roundabout circuit which are connected with each other and at least one SATA interface to be detected; (b) when the test starts, receiving the data transmitted by the SATA interface to be detected by the data roundabout circuit and returning the data to the corresponding SATA interface to be detected according to the preset SATA interface operating mode; and (c) acquiring the data returned by the data roundabout circuit by the test computer and judging whether the SATA interface to be detected passes through the test according to the returned data. The invention also provides an SATA interface test system. In the invention, the data roundabout circuit is utilized to replace the circumscribed physical device to carry out a test on the SATA interface, thus reducing test cost.
Description
Technical field
The present invention relates to a kind of hardware testing system and method, relate in particular to a kind of SATA interface test system and method.
Background technology
SATA (Serial ATA, serial high-order hard disk structure) interface is a kind of new types of data transmission interface, uses the mode of serial transmission.The novel data transmission interface of this kind has higher debugger capacity than traditional parallel transmission interface, and can check the instruction and the data of transmission, can correct when mistake takes place, and has improved reliability of data transmission greatly.
At present the SATA specification have SATA-1 (1.5Gb/s, 150MB/s), SATA-2 (3Gb/s, 300MB/s), also have the SATA-3 that is about to release (6Gb/s, 600MB/s), so how to verify, the function of testing SA TA interface also is very important.
Traditional method of testing all is an external entity apparatus, as rigid disk, solid state hard disc and CD-ROM drive etc.Because the transmission speed of SATA-2 reality has reached 300MB/s, and the external entity device also can't reach this speed at present, as the rigid disk reading speed is 80MB/s (mean value), solid state hard disc (SSD, Solid State Disk) reading speed is 110MB/s (mean value), so the real transmission speed of SATA-2 has been limited by external entity apparatus, can't test out real transmission speed 3Gb/s of SATA-2 or 300MB/s.
In addition, traditional method of testing needs an external entity apparatus, has increased testing cost, and has used external entity apparatus that many shortcomings are arranged, and may produce bad rail and be afraid of that collision, volume are big as hard disk, and solid state hard disc has the restriction of access times etc.
Summary of the invention
In view of above content, be necessary to provide a kind of SATA interface test system, its data available round about circuit replaces external entity apparatus and carries out the test of SATA interface.
Also be necessary to provide a kind of SATA interface test method, its data available round about circuit replaces external entity apparatus and carries out the test of SATA interface.
A kind of SATA interface test system, this system comprises interconnected test computer and data round about circuit, this test computer links to each other with data round about circuit and at least one SATA interface to be measured; This data round about circuit is used to receive the data of this SATA interface transmission to be measured and according to the SATA interface mode of operation that sets in advance described data is returned corresponding SATA interface to be measured; This test computer is used to obtain the data that this data round about circuit returns, according to the data of returning whether with the data consistent that is transferred to the data round about circuit and the data transmitted in the unit interval whether in the scope of setting, to judge that whether SATA interface to be measured is by test.
A kind of SATA interface test method comprises the steps: that (a) provides interconnected test computer, data round about circuit and at least one SATA interface to be measured; (b) when the test beginning, this data round about circuit receives the data of this SATA interface transmission to be measured and according to the SATA interface mode of operation that sets in advance described data is returned corresponding SATA interface to be measured; (c) this test computer obtains the data that this data round about circuit returns, according to the data of returning whether with the data consistent that is transferred to the data round about circuit and the data transmitted in the unit interval whether in the scope of setting, to judge that whether SATA interface to be measured is by test.
Compared to prior art, described SATA interface test system and method, replace external entity apparatus with the data round about circuit and carry out the test of SATA interface, the transmission speed of SATA interface in test process reached or approaching theoretic maximum transfer speed, improve test accuracy, also reduced testing cost simultaneously.
Description of drawings
Fig. 1 is the hardware structure figure of SATA interface test system of the present invention preferred embodiment.
Fig. 2 is the functional block diagram of test procedure shown in Fig. 1.
Fig. 3 is the process flow diagram of SATA interface test method of the present invention preferred embodiment.
Fig. 4 is the synoptic diagram of single head mode of operation.
Fig. 5 is the synoptic diagram of double end mode of operation.
Synoptic diagram when Fig. 6 is the many groups of test SATA interface.
Embodiment
As shown in Figure 1, be the system architecture diagram of SATA interface test system of the present invention preferred embodiment.This system mainly comprises measurement jig 1, test computer 2 and determinand 3.Wherein, described measurement jig 1 comprises that data round about circuit 10, buffer circuit 11, storer 12, SATA connect interface 13 and external connection interface section 14, have SATA interface 31 to be tested in the described determinand 3.In the present embodiment, described determinand 3 is for disposing the computer motherboard of SATA interface, and in other embodiments, described determinand 3 also can be other electronic installation that disposes the SATA interface.SATA interface 31 in the described determinand 3 connects interface 13 by SATA and links to each other with described measurement jig, and described SATA connection interface 13 provides one or more SATA interfaces to dock with SATA interface 31 in the determinand 3.Described test computer 2 links to each other with described determinand 3 by serial data interface or parallel data grabbing card.
Described SATA connects interface 13 and links to each other with data round about circuit 10 by buffer circuit 11, and described data round about circuit 10 links to each other with external connection interface section 14 by storer 12, and described external connection interface section 14 links to each other with test computer 2.Described data round about circuit 10 (Data Bypass Circuit) is a kind of High Speed ICs (Integrated Circuit, integrated circuit) of programmed, as FPGA (Field Programmable Gate Array, field programmable gate array) etc.Described external connection interface section 14 can be USB interface and RS232 interface etc., sees through described external connection interface section 14, and the user can be provided with the mode of operation of SATA interface in test computer 2, and the SATA interface mode of operation that is provided with is stored in the storer 12.Described storer 12 can be the storer of EEPROM (electricallyerasable ROM (EEROM)) or other form.Described data round about circuit 10 is used for receiving the test data that transmits from the SATA interface 31 of determinand 3, and according to the SATA interface mode of operation that sets in advance, passes described test data back in the determinand 3 corresponding SATA interface 31.When the test data of transmission was excessive, described buffer circuit 11 was used for the test data under temporary a part of data round about circuit 10 storages not.
Described SATA interface mode of operation comprises single head mode of operation and double end mode of operation.As shown in Figure 4, be the synoptic diagram of single head mode of operation.Under the single head mode of operation, the SATA interface of test data from determinand 3 is transferred to the data round about circuit 10 in the measurement jig 1, and then, data round about circuit 10 turns back to original SATA interface with this test data.As shown in Figure 5, be the synoptic diagram of double end mode of operation.Under the double end mode of operation, the SATA interface (SATA interface A) of test data from determinand 3 is transferred to the data round about circuit 10 in the measurement jig 1, then, data round about circuit 10 turns back to this test data the SATA interface (SATA interface B) of other setting.Synoptic diagram when as shown in Figure 6, being the many groups of test SATA interface.The mode of operation that the user can be provided with SATA interface C is the single head mode of operation, and the mode of operation of SATA interface D and SATA interface E is the double end mode of operation.
In the described test computer 2 test procedure 20 is installed, described test procedure 20 is used for the SATA interface 31 of determinand 3 is detected.
As shown in Figure 2, be the functional block diagram of test procedure shown in Fig. 1 20.Described test procedure 20 comprise module 201 be set, start module 202, judge module 203, test module 204 and test result output module 205.The alleged module of the present invention is to finish the computer program code segments of a specific function, be more suitable in describing the implementation of software in computing machine than program, therefore below the present invention to all describing in the software description with module.
Wherein, described the mode of operation that module 201 is used to be provided with all SATA interfaces 31 to be measured is set, and the SATA interface mode of operation that is provided with is stored in the storer 12 in the measurement jig 1 by external connection interface section 14.The mode of operation of described SATA interface comprises single head mode of operation and double end mode of operation.
Described startup module 202 is used to start all SATA interfaces 31.
Described judge module 203 is used to judge whether all the SATA interfaces 31 on the determinand 3 are opened, if there is the SATA interface of not opening 31 on the determinand 3, then judges test crash.
Described judge module 203 is used to also judge whether the mode of operation of all the SATA interfaces 31 on the determinand 3 is correct.Particularly, if the SATA interface mode of operation that sets in advance in the mode of operation of the SATA interface 31 on the determinand 3 and the storer 12 is inconsistent, then judge module 203 judges that the mode of operation of SATA interface 31 is incorrect, test crash.
Described test module 204 is used for according to the SATA interface mode of operation that sets in advance, the SATA interface 31 of test data from determinand 3 is transferred to data round about circuit 10 measurement jig 1, and obtain the data that described data round about circuit 10 returns, calculate the transmission speed of SATA interface according to the test data amount of transmitting in the unit interval.Suppose the test data amount (M bytes) of TD (Transfer Dara) expression transmission, T (Time) represents the transmission time (Sec), and TS (Transfer Speed) represents transmission speed (M bytes/Sec), then TS=TD/T.
Described judge module 203 is used to also judge whether test result meets the requirements.Particularly, described judge module 203 judges whether the test data that is transferred to data round about circuit 10 is consistent with the data of returning from described data round about circuit 10, reaches to judge that SATA interface transmission speed that described test module 204 calculates is whether in the scope of setting.If test data that is transferred to data round about circuit 10 and the data consistent that returns from described data round about circuit 10, and the transmission speed of SATA interface is in the scope of setting, then judge module 203 judges that test passes through; If it is inconsistent with the data of returning from described data round about circuit 10 to be transferred to the test data of data round about circuit 10, perhaps the transmission speed of SATA interface is not in the scope of setting, and then judge module 203 is judged test crash.
Described test result output module 205 is used for when test crash the information of output test crash, and when test by the time output test the information of passing through.
As shown in Figure 3, be the process flow diagram of SATA interface test method of the present invention preferred embodiment.At first, step S401 is provided with the mode of operation that module 201 is provided with all SATA interfaces 31 to be measured by described, and by external connection interface section 14 the SATA interface mode of operation that is provided with is stored in the storer 12 in the measurement jig 1.The mode of operation of described SATA interface comprises single head mode of operation and double end mode of operation.
Step S402, described startup module 202 starts all SATA interfaces 31.
Step S403, described judge module 203 judge whether all the SATA interfaces 31 on the determinand 3 are opened, if there is the SATA interface of not opening 31 on the determinand 3, then judge test crash, execution in step S408 is if all the SATA interfaces 31 on the determinand 3 are all opened execution in step S404.
Step S404, described judge module 203 judge whether the mode of operation of all the SATA interfaces 31 on the determinand 3 is correct.Particularly, if the SATA interface mode of operation that sets in advance in the mode of operation of the SATA interface 31 on the determinand 3 and the storer 12 is inconsistent, then judge module 203 judges that the mode of operation of SATA interface 31 is incorrect, test crash, execution in step S408.If the SATA interface mode of operation that sets in advance in the mode of operation of the SATA interface 31 on the determinand 3 and the storer 12 is consistent, then judge module 203 judges that the mode of operation of SATA interfaces 31 is correct, execution in step S405.
Step S405, described test module 204 is according to the SATA interface mode of operation that sets in advance, the SATA interface 31 of test data from determinand 3 is transferred to data round about circuit 10 measurement jig 1, and obtain the data that described data round about circuit 10 returns, calculate the transmission speed of SATA interface according to the test data amount of transmitting in the unit interval.
Step S406, described judge module 203 judges whether test result meets the requirements.Particularly, described judge module 203 judges whether the test data that is transferred to data round about circuit 10 is consistent with the data of returning from described data round about circuit 10, reaches to judge that SATA interface transmission speed that described test module 204 calculates is whether in the scope of setting.If test data that is transferred to data round about circuit 10 and the data consistent that returns from described data round about circuit 10, and the transmission speed of SATA interface is in the scope of setting, then judge module 203 judges that test passes through execution in step S407; If it is inconsistent with the data of returning from described data round about circuit 10 to be transferred to the test data of data round about circuit 10, perhaps the transmission speed of SATA interface is not in the scope of setting, and then judge module 203 is judged test crash, execution in step S408.
Step S407, the information that described test result output module 205 output tests are passed through.
Step S408, the information of described test result output module 205 output test crashs.
It should be noted that at last, above embodiment is only unrestricted in order to technical scheme of the present invention to be described, although the present invention is had been described in detail with reference to preferred embodiment, those of ordinary skill in the art is to be understood that, can make amendment or be equal to replacement technical scheme of the present invention, and not break away from the spirit and scope of technical solution of the present invention.
Claims (10)
1. a SATA interface test method is characterized in that, this method comprises the steps:
(a) provide interconnected test computer, data round about circuit and at least one SATA interface to be measured;
(b) when the test beginning, this data round about circuit receives the data of this SATA interface transmission to be measured and according to the SATA interface mode of operation that sets in advance described data is returned corresponding SATA interface to be measured; And
(c) this test computer obtains the data that this data round about circuit returns, according to the data of returning whether with the data consistent that is transferred to the data round about circuit and the data transmitted in the unit interval whether in the scope of setting, to judge that whether SATA interface to be measured is by test.
2. SATA interface test method as claimed in claim 1 is characterized in that, step (b) comprises before:
The mode of operation of all SATA interfaces is set, and stores set SATA interface mode of operation;
Start all SATA interfaces;
When all SATA interfaces are all opened, and when the mode of operation of all SATA interfaces is consistent with the described SATA interface mode of operation that sets in advance, SATA interface mode of operation according to setting in advance is transferred to described data round about circuit with data from described SATA interface, then execution in step (b); And
When there being the SATA interface of not opening, the mode of operation that perhaps has a SATA interface when inconsistent, is then judged test crash, output test crash information, flow process end with the described SATA interface mode of operation that sets in advance.
3. SATA interface test method as claimed in claim 2 is characterized in that, step (c) comprising:
Calculate the transmission speed of SATA interface according to data quantity transmitted in the unit interval; And
If data that are transferred to the data round about circuit and the data consistent that returns from described data round about circuit, and the transmission speed of described SATA interface is in the scope of setting judge that then test passes through, otherwise, judge test crash.
4. SATA interface test method as claimed in claim 2 is characterized in that, described method also comprises: when data quantity transmitted is excessive, the data under the storage not of data round about circuit are temporary in the buffer circuit.
5. SATA interface test method as claimed in claim 2 is characterized in that, the mode of operation of described SATA interface comprises single head mode of operation and double end mode of operation;
Under the single head mode of operation, the data round about circuit turns back to original SATA interface with data; And
Under the double end mode of operation, the data round about circuit turns back to data the SATA interface of other setting.
6. SATA interface test system is characterized in that:
This system comprises interconnected test computer and data round about circuit, and this test computer links to each other with data round about circuit and at least one SATA interface to be measured;
This data round about circuit is used to receive the data of this SATA interface transmission to be measured and according to the SATA interface mode of operation that sets in advance described data is returned corresponding SATA interface to be measured; And
This test computer is used to obtain the data that this data round about circuit returns, according to the data of returning whether with the data consistent that is transferred to the data round about circuit and the data transmitted in the unit interval whether in the scope of setting, to judge that whether SATA interface to be measured is by test.
7. SATA interface test system as claimed in claim 6 is characterized in that, described test computer also is used for:
The mode of operation of SATA interface is set, and stores set SATA interface mode of operation;
Start all SATA interfaces;
Judge whether all SATA interfaces are opened,, then judge test crash if there is the SATA interface of not opening;
Judge that whether all SATA interface mode of operations are consistent with the described SATA interface mode of operation that sets in advance, if inconsistent, then judge test crash; And
When all SATA interfaces are all opened, and the mode of operation of all SATA interfaces is when consistent with the described SATA interface mode of operation that sets in advance, and the SATA interface mode of operation according to setting in advance is transferred to described data round about circuit with data from described SATA interface.
8. SATA interface test system as claimed in claim 7 is characterized in that, described test computer also is used for:
Calculate the transmission speed of SATA interface according to data quantity transmitted in the unit interval; And
When data that are transferred to the data round about circuit and the data consistent that returns from described data round about circuit, and the transmission speed of described SATA interface is in the scope of setting the time, judges that test passes through, otherwise, judge test crash.
9. SATA interface test system as claimed in claim 7 is characterized in that, this system also comprises a buffer circuit that links to each other with described data round about circuit, is used for when data quantity transmitted is excessive data under the storage not of temporal data round about circuit.
10. SATA interface test system as claimed in claim 7 is characterized in that, described SATA interface mode of operation comprises single head mode of operation and double end mode of operation;
Under the single head mode of operation, the data round about circuit turns back to original SATA interface with data; And
Under the double end mode of operation, the data round about circuit turns back to data the SATA interface of other setting.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008103041262A CN101655815B (en) | 2008-08-21 | 2008-08-21 | SATA interface test system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008103041262A CN101655815B (en) | 2008-08-21 | 2008-08-21 | SATA interface test system and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101655815A CN101655815A (en) | 2010-02-24 |
| CN101655815B true CN101655815B (en) | 2011-11-30 |
Family
ID=41710109
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008103041262A Expired - Fee Related CN101655815B (en) | 2008-08-21 | 2008-08-21 | SATA interface test system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101655815B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102217359B (en) * | 2011-05-30 | 2014-07-30 | 华为技术有限公司 | Interface unit for base station control system and detecting method thereof |
| CN107506272A (en) * | 2017-09-09 | 2017-12-22 | 济南中维世纪科技有限公司 | SATA test equipments |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6976190B1 (en) * | 2002-07-31 | 2005-12-13 | Western Digital Technologies, Inc. | Serial ATA disk drive having a parallel ATA test interface and method |
| CN101079001A (en) * | 2006-05-23 | 2007-11-28 | 纬创资通股份有限公司 | Computer outer interface test device |
| CN101149696A (en) * | 2006-09-22 | 2008-03-26 | 鸿富锦精密工业（深圳）有限公司 | Hard disk test system |
-
2008
- 2008-08-21 CN CN2008103041262A patent/CN101655815B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6976190B1 (en) * | 2002-07-31 | 2005-12-13 | Western Digital Technologies, Inc. | Serial ATA disk drive having a parallel ATA test interface and method |
| CN101079001A (en) * | 2006-05-23 | 2007-11-28 | 纬创资通股份有限公司 | Computer outer interface test device |
| CN101149696A (en) * | 2006-09-22 | 2008-03-26 | 鸿富锦精密工业（深圳）有限公司 | Hard disk test system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101655815A (en) | 2010-02-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8880779B2 (en) | Debugging a memory subsystem | |
| CN102360329B (en) | Bus monitoring and debugging control device and methods for monitoring and debugging bus | |
| US20220252665A1 (en) | On-chip Debugging Device and Method | |
| KR101375171B1 (en) | Method and apparatus for verifying system on chip model | |
| CN102542110B (en) | Emulation verification method applied to mobile storage SOC (system on chip) chip | |
| US20040267516A1 (en) | Method for controlling and emulating functional and logical behaviors of an array of storage devices for different protocols | |
| CN105738854A (en) | Simulation memory test board system for intelligent ammeter embedded application and test method | |
| CN111145826B (en) | Memory built-in self-test method, circuit and computer storage medium | |
| US9405315B2 (en) | Delayed execution of program code on multiple processors | |
| CN102004693A (en) | System performance test method and device | |
| CN102567166A (en) | Testing method and testing system of graphics card | |
| US20130036255A1 (en) | Testing memory subsystem connectivity | |
| CN101770417A (en) | Hardware fault injection system and fault injection method based on JTAG | |
| CN101655815B (en) | SATA interface test system and method | |
| CN106326046A (en) | Verification environment platform of storage controller | |
| CN102855338B (en) | Field programmable gate array (FPGA) prototype verification device and method | |
| US20210124810A1 (en) | Method of debugging hardware and firmware of data storage | |
| CN116244133A (en) | Hard disk test management method, system, terminal and storage medium | |
| CN101714114A (en) | Device and method for supporting processor silicon post debugging | |
| US9946624B1 (en) | Systems and methods to capture data signals from a dynamic circuit | |
| AbdElSalam | NVMe solid state drive verification solution using HW emulation and virtual device technologies | |
| CN112798942A (en) | Chip batch test method and system | |
| TWI402671B (en) | System and method for testing sata ports | |
| CN117236277B (en) | Method and device for checking register and electronic equipment | |
| TWI793774B (en) | Method and apparatus and computer program product for debugging solid state disk devices |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: BEIJING ZHONGCAI WYSE EDUCATION TECHNOLOGY CO., LT Free format text: FORMER OWNER: HONGFUJIN PRECISE INDUSTRY (SHENZHEN) CO., LTD. Effective date: 20141121 Free format text: FORMER OWNER: HONGFUJIN PRECISE INDUSTRY CO., LTD. Effective date: 20141121 Owner name: NANTONG CHUANG'OU INDUSTRIAL CO., LTD. Free format text: FORMER OWNER: BEIJING ZHONGCAI WYSE EDUCATION TECHNOLOGY CO., LTD. Effective date: 20141121 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 518109 SHENZHEN, GUANGDONG PROVINCE TO: 100083 HAIDIAN, BEIJING Free format text: CORRECT: ADDRESS; FROM: 100083 HAIDIAN, BEIJING TO: 226311 NANTONG, JIANGSU PROVINCE |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20141121 Address after: 226311, Jiangsu, Nantong, Tongzhou District Zhang Zhen Town neighborhood committee two groups Patentee after: Nantong create Industrial Co.,Ltd. Address before: 100083 Beijing Haidian District Zhongguancun Road No. 18 smartfortune International Building B706 Patentee before: Beijing Zhongcai Wyse Education Technology Co.,Ltd. Effective date of registration: 20141121 Address after: 100083 Beijing Haidian District Zhongguancun Road No. 18 smartfortune International Building B706 Patentee after: Beijing Zhongcai Wyse Education Technology Co.,Ltd. Address before: 518109 Guangdong city of Shenzhen province Baoan District Longhua Town Industrial Zone tabulaeformis tenth East Ring Road No. 2 two Patentee before: HONG FU JIN PRECISION INDUSTRY (SHENZHEN) Co.,Ltd. Patentee before: HON HAI PRECISION INDUSTRY Co.,Ltd. |
|
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20111130 Termination date: 20170821 |